Image analysis – Applications – Manufacturing or product inspection
Patent
1995-04-12
1997-12-02
Johns, Andrew
Image analysis
Applications
Manufacturing or product inspection
382294, G06K 900
Patent
active
056944810
ABSTRACT:
A method of analyzing at least a portion of an integrated circuit (IC) comprised of the steps of automatically: (a) scanning at least a portion of a layer of an integrated circuit using high magnification to provide first digital signals representing pixel amplitudes, (b) extracting features of interest from the first digital signals to provide second digital signals representing values of groups of pixels defining the features of interest, (c) modifying the second digital signals representing adjacent features of interest from step (b) so as to mosaic the features of interest and providing third signals representing a seamless representation of the layer, (d) repeating steps (a), (b) and (c) for other layers of the integrated circuit, whereby plural third signals representing plural ones of the layers are provided, (e) registering the plural third signals relative to each other so as to represent vertical alignment of the layers by determining features of interest representative of IC mutual interconnection locations between layers, and using the locations as control points for the registering, and establishing an integrated circuit layout database therefrom, (f) generating a netlist from data signals defining the cells, and (g) generating a schematic diagram of a circuit contained in the integrated circuit from the netlist.
REFERENCES:
patent: 4790027 (1988-12-01), Scherl
patent: 4791586 (1988-12-01), Maeda et al.
patent: 5086477 (1992-02-01), Yu et al.
patent: 5191213 (1993-03-01), Ahmed et al.
patent: 5222158 (1993-06-01), Takasaki et al.
patent: 5224178 (1993-06-01), Madden et al.
patent: 5463561 (1995-10-01), Razdan
patent: 5465163 (1995-11-01), Yoshihara et al.
Chamberlain George
Ioudovsky Alexei
Lam Larry
Naim Ghassan
Johns Andrew
Pascal E. E.
Semiconductor Insights Inc.
Wilkes R. A.
LandOfFree
Automated design analysis system for generating circuit schemati does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Automated design analysis system for generating circuit schemati, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Automated design analysis system for generating circuit schemati will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-808109