Boots – shoes – and leggings
Patent
1993-02-10
1995-03-07
Trans, Vincent N.
Boots, shoes, and leggings
364488, G06F 1560
Patent
active
053964357
ABSTRACT:
A computer aided design system automatically modifies a specified circuit netlist to reduce signal delays on critical signal paths. A critical signal path that does not meet specified timing constraints is identified by computing signal slack values for each node, where negative slack values indicate a failure to meeting timing requirements. Critical gates along the critical signal path that are candidates for duplication are identified by determining which critical gates have a fanout greater than one and can be represented by library cells compatible with the next circuit tree along the critical signal path. One such gate is selected and duplicated, with one copy of the duplicated output gate being used to generate only the signal on the critical signal path and the other copy of the duplicated output gate being used to drive all other fanouts of the selected gate. This generates a modified circuit netlist. Then slack values for the modified circuit netlist are compared with those of the previous version of the circuit netlist. If the slack values of circuit on the critical path have been improved, the modified circuit netlist is adopted as the current circuit netlist. If any node in the adopted circuit netlist has a negative slack value, the circuit netlist modification procedure is repeated until either no node has a negative slack, or the process is unable to further improve the slack values of the circuit netlist.
REFERENCES:
patent: 4882690 (1989-11-01), Shinsha et al.
patent: 4924430 (1990-05-01), Zasio et al.
patent: 5003487 (1991-03-01), Drumm et al.
patent: 5029102 (1991-07-01), Drumm et al.
patent: 5191541 (1993-03-01), Landman et al.
patent: 5197015 (1993-03-01), Hartoog et al.
patent: 5210700 (1993-05-01), Tom
patent: 5218551 (1993-06-01), Agrawal et al.
patent: 5287289 (1994-02-01), Kageyama
"Optimal Code Generation for Expression Trees"; A. V. Aho and S. C. Johnson; Journal of the Association for Computing Machinery; vol. 23, No. 3, Jul. 1976; pp. 488-501.
"Algorithms For Multi-Level Logic Synthesis and Optimization"; R. K. Brayton et al.; Nato Advanced Study Institute on Logic Synthesis and Silicon Compilation; L'Aquila, Italy, Jul., 1986; pp. 197-248.
"SOCRATES: A System For Automatically Synthesizing and Optimizing Combinational Logic"; David Gregory et al.; 23rd Design Automation Conference; Jun. 1986; pp. 79-85.
"Technology Mapping in MIS"; Ewald Detjeus et al.; ICCAD, Nov. 1987, pp. 116-119.
"Logic Decomposition Algorithms for the Timing Optimization of Multi-Level Logic"; P. Paulin et al.; ICCD 1989; pp. 1-16.
"A Heuristic Algorithm for the Fanout Problem"; K. Singh et al.; 27th ACM/IEEE Design Automation Conference; 1990; pp. 357-360.
"Multilevel Synthesis Minimizing The Routing Factor"; P. Abouzeid et al. 27th ACM/IEEE Design Automation Conference; pp. 365-368.
"Timing Optimization on Mapped Circuits"; Ko Yoshikawa et al.; 28th ACM/IEEE Design Automation Conference; 1991; pp. 112-117.
"DAGON: Technology Binding and Local Optimization"; K. Keutzer; 24th ACM/IEEE Design Automation Conference; 1987; pp. 341-347.
Trans Vincent N.
VLSI Technology Inc.
LandOfFree
Automated circuit design system and method for reducing critical does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Automated circuit design system and method for reducing critical, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Automated circuit design system and method for reducing critical will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1411387