Boots – shoes – and leggings
Patent
1993-02-12
1995-07-11
Trans, Vincent N.
Boots, shoes, and leggings
364488, G06F 1750
Patent
active
054327075
ABSTRACT:
A method for designing a digital circuit using a multiplicity of cells is disclosed. Each of the cells comprises a plurality of digital components. The goal of the method is to identify and use cells having a limited number of series transistors because the delay through the cell is related to the number of series transistors. The method comprises the step of selecting a maximum number of series transistors to be permitted in any one cell. Then a tree graph representing the digital circuit is generated. The tree graph comprises a multiplicity of nodes and respective children. Each of the nodes corresponds to a digital function within the digital circuit and each of the children represents an input for one of the digital functions. Next, an algorithm is executed at a multiplicity of the nodes to determine at each of the nodes a number of series transistors required by a cell rooted at the node. Then, a partial subgraph rooted at each of the nodes which has a number of series transistos less than or equal to the maximum number is selected. Each of the partial subgraphs comprises the respective root node and one or more descendents of the root node. Next, data describing a physical representation of one or more of the selected partial subgraphs is fetched or generated. Finally, the circuit is fabricated using the data for the fetched or generated cells.
REFERENCES:
patent: 4815003 (1989-03-01), Putatunda et al.
patent: 5282148 (1994-01-01), Poirot et al.
patent: 5287289 (1994-02-01), Kageyama et al.
"Bold: The Boulder Optimal Logic Design System", pp. 59-73, IEEE Transactions, 1989, by G. Hachtel et al.
"Technology Mapping of Digital Circuits", pp. 580-586, Advanced Computer Technology, Reliable Systems and Applications 5th Annual European Computer Conference, May, 1991, by G. De Micheli.
"Automatic Synthesis and Technology Mapping of Combinational Logic", pp. 466-469, IEEE Transactions, 1988, by R. Bergamaschi.
"Impact of Library Size on the Quality of Automated Synthesis", pp. 120-123, IEEE Transactions, 1987, by K. Keutzer et al.
"Technology Mapping in MIS", pp. 116-119, IEEE Transactions, 1987, by E. Detjens et al.
"Designing A CMOS Standard Cell Library", pp. 237-240, IEEE Custom Integrated Circuits Conference, 1987, by S. Sunter.
"Library Specific Optimization of Multilevel Combinational Logic", pp. 411-415, IEEE Transactions, 1985, by K. Bartlett et al.
"Matching a parts library in a silicon compiler", pp. 169-172, IEEE Transactions, 1986, by M. Kahrs.
"Depth-First Search and Dynamic Programming Algorithms for Efficient CMOS Cell Generation", IEEE Transactions on Computer Aided Design, vol. 8, No. 7, Jul., 1989, pp. 737-743, by R. Bar-Yehuda et al.
"Optimal Cell Generation for Dual Independent Layout Styles", IEEE Transactions on Computer Aided Design, vol. 10, No. 6, Jun., 1991, pp. 770-782, by B. Carlson et al.
"MIS: A Multiple-Level Logic Optimization System", IEEE Transactions on Computer Aided Design, vol. CAD-6, No. 6, Nov., 1987, pp. 1062-1081, by R. Brayton.
"DAGON: Technology Binding and Local Optimization by DAG Matching", ACM/IEEE Design Automation Conference, 1987, pp. 341-347, by K. Keutzer.
International Business Machines - Corporation
Samodovitz Arthur J.
Trans Vincent N.
LandOfFree
Automated circuit design does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Automated circuit design, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Automated circuit design will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-508276