Auto power down circuit for a semiconductor memory device

Details Auto power down circuit for a semiconductor memory device Auto power down circuit for a semiconductor memory device

1998-02-26

1999-05-18

Mai, Son

Static information storage and retrieval

Powering

Conservation of power

365226, 365233, G11C7/00

Patent

active

059056886

ABSTRACT:
A power down circuit for a memory device is provided that includes a burn-in voltage detector to generate a burn-in voltage detecting signal to control a power down signal when a burn-in voltage reaches a predetermined level. The power down circuit enhances a burn-in function by operating the memory cells and peripheral circuits for a relatively long time at a high level voltage when a burn-in is performed on the memory device with an auto power down function. Thus, the memory device reliability is also enhanced. The memory device includes a power down timer for generating a power down signal to control an input/output operation of a memory cell in response to a plurality of address transition detecting signals, a plurality of data input detecting signals, a chip select detecting signal, a write mode detecting signal and the burn-in voltage detecting signal.

REFERENCES:
patent: 5400282 (1995-03-01), Suzuki
patent: 5646902 (1997-07-01), Park

Affiliated with

Also associated with

Rating

Auto power down circuit for a semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Auto power down circuit for a semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Auto power down circuit for a semiconductor memory device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1765180