ATM switch having output buffers

Details ATM switch having output buffers ATM switch having output buffers

2007-11-06

2007-11-06

Rao, Seema S. (Department: 2616)

Multiplex communications

Pathfinding or routing

Switching a message which includes an address header

C370S395400, C370S412000, C370S468000

Reexamination Certificate

active

10972175

ABSTRACT:
An ATM switch includes a first stage, a second stage and a third stage each of which stages includes at least one basic switch, wherein the first stage, the second stage and the third stage are connected. The basic switch includes a part which refers to time information written in a header of an input cell and switches cells to an output port in an ascending order of the time information. In addition, the ATM switch includes a cell distribution part in the basic switch of the first stage. The cell distribution part determines a routes of a cell to be transferred such that loads of routes within the ATM switch are balanced. The ATM switch further includes an adding part which adds arriving time information to an arriving cell as the time information.

REFERENCES:
patent: 5127000 (1992-06-01), Henrion
patent: 5337308 (1994-08-01), Fan
patent: 5343468 (1994-08-01), Rau
patent: 5355372 (1994-10-01), Sengupta et al.
patent: 5485457 (1996-01-01), Aramaki
patent: 5557621 (1996-09-01), Nakano et al.
patent: 5563885 (1996-10-01), Witchey
patent: 5724351 (1998-03-01), Chao et al.
patent: 5790522 (1998-08-01), Fichou et al.
patent: 5953341 (1999-09-01), Yamanaka et al.
patent: 6128278 (2000-10-01), Joffe et al.
patent: 6134217 (2000-10-01), Stiliadis et al.
patent: 6160805 (2000-12-01), Averbuch et al.
patent: 6324165 (2001-11-01), Fan et al.
patent: 6335930 (2002-01-01), Lee
patent: 6647017 (2003-11-01), Heiman
patent: 6667984 (2003-12-01), Chao et al.
patent: 0 471 380 (1992-02-01), None
patent: 0 553 798 (1993-08-01), None
patent: 0 833 480 (1998-04-01), None
patent: 2-195758 (1990-08-01), None
patent: 4-252632 (1992-09-01), None
patent: 5-207062 (1993-08-01), None
patent: 6-77984 (1994-03-01), None
patent: 6-252948 (1994-09-01), None
Hitoshi Obara “Design of a Multistage Self-Routing Switch with a Distributed Cell Sequence Control” Electronics & Communications in Japan, Part I—Communications, Scripta Technica. New York, US, vol. 73, No. 10, Oct. 1, 1990, pp. 14-27.
Akihiko Takase et al. “Datapath architecture and technology for large scale ATM switching systems” Global Telecommunications Conference, 1996. Globecom '96. Communications: The Key to Global Prosperity London, UK Nov. 18-22, 1996, New York, NY, USA, IEEE, US, Nov. 18, 1996, pp. 1395-1399.
Ryozo Kishimoto et al. “Self-Routing Benes Network Distributively Controlled by Dynamic Load Balance” Electronics & Communications in Japan, Part I—Communications, Scripta Technica. New York, US, vol. 73, No. 9 Part 1, Sep. 1, 1990, pp. 1-11.
P.C. Wong et al. “Pipeline banyan—a parallel fast packet switch architecture” Discovering a New World of Communications. Chicago, Jun. 14-18, 1992. Bound Together With B0190700, vol. 3, Proceedings of the International Conference on Communications, New York, IEEE, US, vol. 4, Jun. 14, 1992, pp. 882-887.
Sying-Jyan Wang “Load-Balancing in Multistage, Interconnection Networks under Multiple-Pass Routing” Journal of Parallel and Distributed Computing, Academic Press, Duluth, MN, US, vol. 36, No. 2, Aug. 1, 1996, pp. 189-194.
European Search Report, issued Jan. 13, 2005.
Balboni et al., “From transport backbone to service platform: facing the broadband switch evolution,” ISS '95, World Telecommunications Congress Advanced Switching Technologies for Universal Telecommunications at the beginning of the 21stCentury 1995; 1:216-220.
Chaney et al., “Design of a gigabit ATM switch,” INFOCOM '97, Sixteenth Annual Joint Conference of the IEEE Computer and Communications Societies, Proceedings IEEE 1997 Apr.; 1:2-11.
Collivignarelli et al., “System and performance design of the ATM node UT-XC,” SUPERCOMM/ICC '94, Conference Record, Serving Humanity Through Communications, IEEE International Conference on Communications May 1994; 1:613-618.
de Prycker, Asynchronous Transfer Mode Solution for Broadband ISDN, 2nded. 1993; pp. 152-203.
Henrion et al., “Technology, distributed control and performance of a multipath self-routing switch,” ISS '92, Proceeding of the International Switching Symposium, Oct. 1992; 2:2-6.
Oki et al., “A scalable distributed arbitration in high-speed ATM switches,” IEICE General Conference 1997; 41 (w/ English language translation).
Turner et al., “Architectural choices in large scale ATM switches,” IEICE Transactions in Communications Feb. 1998;E81-B(2):120-137.
Yasukawa et al., “Multi-route ATM switch which conserve cell sequence in tournament manner,” IEICE General Conference 1998:19 (w/ English language translation).

Affiliated with

Also associated with

Rating

ATM switch having output buffers does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with ATM switch having output buffers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and ATM switch having output buffers will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3874271