ATM cell delay circuit for ISDN system

Multiplex communications – Wide area network – Packet switching

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

370102, 370108, H04J 306, H04J 324

Patent

active

053094387

ABSTRACT:
A circuit for applying delays to ATM cells in an ISDN comprises a dummy cell generating circuit for generating dummy cells at a controllable time interval, a first cell filter for extracting from an input signal only those cells to which delays are to be applied, a cell multiplexing circuit for synthesizing an output of the dummy cell generating circuit and an output of the cell filter, a delay adding circuit for delaying an output of the cell multiplexing circuit, and a second cell filter for eliminating the dummy cells from the output of the delay adding circuit. In case the dummy cell generating circuit is arranged to generate idle cells, the second cell filter is omitted. By multiplexing the signal cells inputted to the delay adding circuit with the dummy cells, the time taken for the input cells to pass through a shift register constituting the delay adding circuit can be controlled.

REFERENCES:
patent: 4353129 (1982-10-01), Nishiwaki
patent: 4594706 (1986-06-01), Kobayashi
patent: 4970720 (1990-11-01), Esaki
patent: 5130978 (1992-07-01), Mobasser
Murakami, H.; Yokoi, T.; Taka, M.; "Considerations on ATM Networking Performance Planning", IEICE Trans. Commun.; vol. E75-B, No. 7; Jul. 1992; pp. 563-571.
Uematsu, H.; Ueda, H.; "STM Signal Transfer Techniques in ATM Networks", IEEE Communications Society Reprint; 1992; No. 311.6

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

ATM cell delay circuit for ISDN system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with ATM cell delay circuit for ISDN system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and ATM cell delay circuit for ISDN system will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2121043

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.