Multiplex communications – Data flow congestion prevention or control – Control of data admission to the network
Patent
1996-07-16
2000-11-21
Nguyen, Chau
Multiplex communications
Data flow congestion prevention or control
Control of data admission to the network
370395, 370414, G06F 1100, H04L 1228
Patent
active
061513016
ABSTRACT:
An ATM switching system architecture of a switch fabric-type is built of, a plurality of ATM switch element circuits and routing table circuits for each physical connection to/from the switch fabric. A shared pool of memory is employed to eliminate the need to provide memory at every crosspoint. Each routing table maintains a marked interrupt linked list for storing information about which ones of its virtual channels are experiencing congestion. This linked list is available to a processor in the external workstation to alert the processor when a congestion condition exists in one of the virtual channels. The switch element circuit typically has up to eight 4-bit-wide nibble inputs and eight 4-bit-wide nibble outputs and is capable of connecting cells received at any of its inputs to any of its outputs, based on the information in a routing tag uniquely associated with each cell.
REFERENCES:
patent: 5083269 (1992-01-01), Syobatake et al.
patent: 5099475 (1992-03-01), Kozaki et al.
patent: 5144619 (1992-09-01), Munter
patent: 5233606 (1993-08-01), Pashan et al.
patent: 5280470 (1994-01-01), Buhrke et al.
patent: 5285444 (1994-02-01), Sakurai et al.
patent: 5313454 (1994-05-01), Bustini et al.
patent: 5317561 (1994-05-01), Fischer et al.
patent: 5325356 (1994-06-01), Lyles
patent: 5367520 (1994-11-01), Cordell
patent: 5493566 (1996-02-01), Ljungberg et al.
patent: 5570348 (1996-10-01), Holden
Input-Output-Buffered ATM Switches with Delayed Back Pressure by Badran et al., IEEE 771-774, Mar. 1993.
Badran et al., Head of Line Arbitration in ATM Switches with Input-Output Buffering and Backpressure control Globecom '91, 347-351, Jan. 1991.
Ahmadi, et al., "A Survey of Modern High-Performance Switching Techniques," IEEE J. of Selected Areas Commun., pp. 1091-1103, Sep. 1989, reprinted in Performance Evaluation, pp. 4-16.
Alles, "Tutorial: ATM in Private Networking,"Hughes LAN Systems, 1993.
Chen, et al., "Performance Sutdy of an Input Queuing Packet Switch with Two Priority cases," IEEE Trans. Commun., pp. 117-126, Jan. 1991, reprinted in Performance Evaluation, pp. 99-107.
Fujitsu (pub.), Asynchronous Transfer Mode: IC's for ATM, 1993.
IEEE Press (pub.), Performance Evaluation of High Speed Switching Fabrics and Networks, Robertazzi (ed.), pp. 1-3, 251-252, 1993.
Karol, et al., "Input Versus Output Queuing on a Space Division Packet Switch," IEEE Trans. Commun., pp.1347-1356, Dec. 1987, reprinted in Performance Evaluation, pp. 59-68.
Kim, et al., "Call Scheduling Algorithms in a Multicast Switch," IEEE Trans. Commun., pp. 625-635, Mar. 1992, reprinted in Performance Evaluation, pp. 290-299.
Allen Kenneth R.
Nguyen Chau
Nguyen Phuongchau Ba
PMC-Sierra Inc.
LandOfFree
ATM architecture and switching element does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with ATM architecture and switching element, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and ATM architecture and switching element will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1264535