At-speed testing of core logic

Details At-speed testing of core logic At-speed testing of core logic

1990-12-21

1993-07-06

Atkinson, Charles E.

Excavating

371 251, G01R 3128

Patent

active

052260488

ABSTRACT:
A technique for at-speed testing of the core logic of a digital integrated circuit device is disclosed. Test patterns are applied to the circuit inputs while applying a "burst" of three clock pulses followed by a "dead cycle"to the pipeline stages between the input logic, the core logic and the output logic. During the dead cycle, changes in the outputs of the device are observed during the dead cycle. Subsequently, a second burst of clock pulses, offset from the first burst, and followed by a dead cycle, is applied with re-initialized test patterns, and the outputs are observed during the dead cycle. Subsequently, a third burst of clock pulses, offset from the first and second bursts, and followed by a dead cycle, is applied with re-initialized test patterns, and the outputs are observed during the dead cycle. The results of the three iterations of the test are stored and merged to provide a valid indication of the performance of the device with a free running clock.

REFERENCES:
patent: 4970724 (1990-11-01), Yung
patent: 5049814 (1991-09-01), Walker et al.

Affiliated with

Also associated with

Rating

At-speed testing of core logic does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with At-speed testing of core logic, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and At-speed testing of core logic will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1695532