Asynchronous validity checking system and method for monitoring

Registers – Systems controlled by data bearing records – Time analysis

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

328120, 364900, G06F 1100

Patent

active

041444485

ABSTRACT:
An asynchronous validity checking system and method is disclosed for monitoring a plurality of clock signals carried on separate electrical conductors to assure continuing transitions of each clock signal. A master clock is utilized to produce a plurality of phase-related clock signals on the separate electrical conductors, and the transitions of the clock signals are sensed on each electrical conductor adjacent to the distribution point to a controlled unit to assure that all clock signals are continuously operational. The validity checking system includes a locking synchronizer having a plurality of flip-flops each of which receives a different one of the clock signals and a timing signal from a timing oscillator that is independent of, and asynchronous with respect to, the clock signals from the master oscillator with the clock signals being locked into the flip-flops on the rising leading edges of the pulses of the timing signal. A sequence and presence checking unit receives the output signals from the flip-flops and produces reset pulses which are coupled to digital counters incremented by the falling trailing edges of counter clock pulses that are frequency related to the timing signal pulses coupled to the locking synchronizer. As long as transitions of the clock signals are sensed on each of the electrical conductors to reset the counters within a predetermined period of time, no fault indication is produced. If a transition is not sensed, however, the counters are not reset within the predetermined period of time and a fault indication is produced that is indicative of a defect in a clock signal. Upon sensing of the failure of a transition of a clock signal, a fault indication is produced which may be utilized to automatically effectively stop the clock, selectively switch power off, or switch the master clock from a controlled unit, such as a magnetic recording device, to prevent damage and/or information loss.

REFERENCES:
patent: 2844721 (1958-07-01), Minkow
patent: 3320440 (1967-05-01), Reed
patent: 3399351 (1968-08-01), Reszka
patent: 3899665 (1975-08-01), Gaon
patent: 4023109 (1977-05-01), Shreve

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Asynchronous validity checking system and method for monitoring does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Asynchronous validity checking system and method for monitoring , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Asynchronous validity checking system and method for monitoring will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2372556

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.