Multiplex communications – Wide area network – Packet switching
Patent
1989-09-18
1991-06-25
Olms, Douglas W.
Multiplex communications
Wide area network
Packet switching
370 60, 370 77, 3701001, H04L 1256, H04J 306
Patent
active
050273515
ABSTRACT:
An asynchronous time division communication system having at least one station including a buffer and an associated processor for writing data packets into said buffer at a sending clock frequency, and for reading data packets from said buffer at a receiving clock frequency. The processor is further capable of assessing the real packet filling level of the buffer and adjusting the receiving clock frequency in corresponding relationship to the assessed real packet filling level. The processor calculates a mean packet filling level after a measured time has elapsed by using the mean of m successively assessed real packet filling levels of said buffer and using the calculated mean packet filling level for adjusting the receiving clock frequency.
REFERENCES:
patent: 4359770 (1980-03-01), Suzuka
patent: 4434498 (1981-05-01), Mathieu
patent: 4569042 (1986-02-01), Larson
patent: 4603416 (1983-12-01), Servel et al.
patent: 4817085 (1989-03-01), De Prycker
patent: 4881223 (1989-11-01), Debuysscher
patent: 4937814 (1990-06-01), Weldink
Barri Peter I. A.
De Prycker Martin L. F.
Ryckebusch Mark L. M. R.
ALCATEL N.V.
Hsu Alpus H.
Olms Douglas W.
Van Der Sluys P. C.
LandOfFree
Asynchronous time division communication system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Asynchronous time division communication system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Asynchronous time division communication system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1046011