Asynchronous storage loop type bubble chip architecture

Details Asynchronous storage loop type bubble chip architecture Asynchronous storage loop type bubble chip architecture

1977-11-21

1979-02-27

Moffitt, James W.

Static information storage and retrieval

Magnetic bubbles

Plural interacting paths

365 12, 365 17, G11C 1908

Patent

active

041422481

ABSTRACT:
In a bubble memory system having storage loop architecture, means for decoupling the write-in means and the read-out means from the propagation cycle of the storage loops so that data may be transferred in and out of said storage loops independently of each other and of the propagation cycle thus decreasing the access time of a bubble memory.

REFERENCES:
patent: 4056812 (1977-11-01), Bobeck et al.

Affiliated with

Also associated with

Rating

Asynchronous storage loop type bubble chip architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Asynchronous storage loop type bubble chip architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Asynchronous storage loop type bubble chip architecture will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-725940