Static information storage and retrieval – Addressing – Sync/clocking
Patent
1989-08-24
1991-04-16
Fears, Terrell W.
Static information storage and retrieval
Addressing
Sync/clocking
365194, G11C 700
Patent
active
050088580
ABSTRACT:
An asynchronous semiconductor memory operates to detect transition of address to thereby generate a clock. A skew time period can be varied from the transition of an address signal to the generation of an internal clock.
REFERENCES:
patent: 4701889 (1987-10-01), Ando
patent: 4747082 (1988-05-01), Minato et al.
patent: 4809233 (1989-02-01), Takemae
patent: 4843596 (1989-06-01), Miyatake et al.
patent: 4872143 (1989-10-01), Sumi
patent: 4893282 (1990-01-01), Wada et al.
patent: 4953130 (1990-08-01), Houston
Fears Terrell W.
NEC Corporation
Whitfield Michael A.
LandOfFree
Asynchronous semiconductor memory having address transition dete does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Asynchronous semiconductor memory having address transition dete, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Asynchronous semiconductor memory having address transition dete will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-426434