Boots – shoes – and leggings
Patent
1983-06-15
1987-03-31
Williams, Archie E.
Boots, shoes, and leggings
G06F 1314, G06F 1200, G06F 300
Patent
active
046547886
ABSTRACT:
A data processing system includes an asynchronous parallel multiport volatile main memory system accessible directly by any one of M number of central processing units or by I/O controllers connected in common to any one of N number of system buses. Priority resolver circuits award access to main memory on a predetermined priority basis. Each port includes address, data in, data out, timing and control circuits which operatively couple to the priority resolver circuits. The circuits of each port and the central processing unit or system bus I/O controllers associated therewith operate independently of each other in an asynchronous manner to access and store data and to report errors.
REFERENCES:
patent: 3543242 (1970-11-01), Adams, Jr. et al.
patent: 3713107 (1973-01-01), Barsamian
patent: 4028675 (1977-06-01), Frankenberg
patent: 4215399 (1980-07-01), Pavicic et al.
patent: 4370709 (1983-01-01), Fosdick
patent: 4443846 (1984-04-01), Adcock
patent: 4449183 (1984-05-01), Flahive et al.
patent: 4491937 (1985-01-01), Chan
patent: 4493036 (1985-01-01), Boudreau et al.
patent: 4509115 (1985-04-01), Manton et al.
patent: 4509140 (1985-04-01), Cheung
Boudreau Daniel A.
Salas Edward R.
Driscoll Faith F.
Honeywell Information Systems Inc.
Lee Thomas C.
Solakian John S.
Williams Archie E.
LandOfFree
Asynchronous multiport parallel access memory system for use in does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Asynchronous multiport parallel access memory system for use in , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Asynchronous multiport parallel access memory system for use in will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2217244