Pulse or digital communications – Pulse code modulation – Noise or distortion reduction
Patent
1997-10-10
2000-03-14
Chin, Stephen
Pulse or digital communications
Pulse code modulation
Noise or distortion reduction
370508, 370516, 370517, H04B 110
Patent
active
060382597
ABSTRACT:
An asynchronous digital system, an asynchronous data path circuit, an asynchronous digital signal processing circuit and an synchronous digital signal processing method, which enables improved processing speed while maintaining high reliability are provided by dividing the overall chip into blocks with a specified area, forming the connection between the blocks by applying thereto a delay insensitive (DI) model or a quasi delay insensitive (QDI) model, while forming each block by applying thereto a scalable delay insensitive (SDI) model. In the SDI model, the system is configured using circuit components having a delay assumed during design in which if the specification states that a signal transition (b) in a subcircuit 7 precedes a signal transition (c) in a subcircuit 8, k.multidot.Tab<Tac is established wherein Tab is the time from the occurrence of the signal transition (a) that is a common cause until the occurrence of the signal transition (b) and Tac is the time from the occurrence of the signal transition (a) until the occurrence of the signal transition (c). k is a constant that is defined to be a real number larger than 1.
REFERENCES:
patent: 5469549 (1995-11-01), Simpson et al.
patent: 5748487 (1998-05-01), Sawasaki et al.
patent: 5878097 (1999-03-01), Hase et al.
patent: 5949795 (1999-09-01), Moroney et al.
T. Nanya, "Asynchronous Processing--Toward High-performance VLSI Systems," Information Processing vol. 134, No. 1, pp. 72-90, Jan. 1993.
S.B. Furber et al., "AMULTE1: A micropipelined ARM," in Proc. IEEE Computer Conf., pp. 476-485, Mar. 1994.
T. Nanya et al., "TITAC: Design of quasi-delay-insensitive microprocessor," IEEE Design & Test of Computers vol. 11, No. 2, pp. 50-63 (1994).
Y. Ueno et al., "Design and Evaluation of Asynchronous Processor TITAC." IEICE Technical Report, FIS94-26, Apr. 1994.
Y. Ueno et al., "Delay Insensitivity of Asynchronous Processor TITAC," 1995 IEICE National Meeting 1, No. D-140, Mar.
A.J. Martin, "The limitations to delay-insensitivity in asynchronous circuits," in Sixth MIT Conf. on Advanced Research in VLSI, pp. 263-278 (1990).
Chin Stephen
Ghayour Mohammad
LandOfFree
Asynchronous digital system, asynchronous data path circuit, asy does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Asynchronous digital system, asynchronous data path circuit, asy, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Asynchronous digital system, asynchronous data path circuit, asy will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-176291