Multiplex communications – Wide area network – Packet switching
Patent
1994-09-08
1998-01-27
Ray, Gopal C.
Multiplex communications
Wide area network
Packet switching
395293, 370 852, 370 856, 34082551, G06F 13364, G06F 1314
Patent
active
057130256
ABSTRACT:
An arbiter circuit is described that is capable of granting a first user access to a shared resource while concurrently arbitrating subsequent requests from the first user to other users seeking access to the shared resource. The arbiter of the present invention includes a first arbiter element and a second arbiter element. The first arbiter element is initially used to arbitrate and issue a grant signal in response to one or more request signals from two or more users. The second arbiter element arbitrates and issues the next grant signal in response to subsequent request signal or signals from the one or other users. In one embodiment of the invention, the first and second arbiter elements are used alternately. In other embodiments, third and fourth arbiter elements are used to arbitrate in response to subsequent requests. The arbiter circuits of the present invention all reduce the delays in the access of users to the shared resource.
REFERENCES:
patent: 4376975 (1983-03-01), Comfort et al.
patent: 4423384 (1983-12-01), DeBock
patent: 4604694 (1986-08-01), Hough
patent: 4698753 (1987-10-01), Hubbins et al.
patent: 4774660 (1988-09-01), Conforti
patent: 4835672 (1989-05-01), Zenk et al.
patent: 4872004 (1989-10-01), Bahnick et al.
patent: 4894565 (1990-01-01), Marquardt
patent: 4924380 (1990-05-01), McKinney et al.
patent: 4962379 (1990-10-01), Yasuda et al.
patent: 4969120 (1990-11-01), Azevedo et al.
patent: 5038276 (1991-08-01), Bozzetti et al.
patent: 5167022 (1992-11-01), Bahr et al.
patent: 5193197 (1993-03-01), Thacker
patent: 5214775 (1993-05-01), Yabushita et al.
patent: 5265212 (1993-11-01), Bance, II
patent: 5313641 (1994-05-01), Simcoe et al.
patent: 5341052 (1994-08-01), Dike et al.
patent: 5404540 (1995-04-01), Dike
patent: 5408629 (1995-04-01), Tsuchiva et al.
patent: 5442758 (1995-08-01), Slingwine et al.
Slides presented at the Proceedings of the "VII Banff Workshop:Asynchronous Hardware Design", Aug. 28-Sep. 23, 1993, 3 Pages, by A1 Davis, Hewlett Packard, Palo Alto, California.
Article entitled "Synthesizing Asynchronous Circuits:Practice & Experience", (from the book from the VII Banff Workshop: Asynchronous Hardware Design held in 1993), by A1 Davis, Department of Computer Science, University of Utah, 3 Pages, 1995.
Engineering notebook pages, dated Oct. 11 & 12, 1988, prepared by Mr. Ken Stevens while employed by H-P, in Palo Alto, CA. (Note, no citation is provided because to Applicants' knowledge, these pages were never published.).
"SBC: A Multiport Memory Building Block for Asynchronous Systems", by A.L. Davis & Ken Stevens, Schlumberger P.A. Research Center, Palo Alto, CA, Nov. 12, 1987. (Note, no citation is provided because to Applicants' knowledge, this paper was never published.).
"2 Input Sequence Example", by Alex Yakovlev, Apr. 30, 1994. This reference was obtained from an asynchronous systems interest group email circulation. It is believed that addtional copies may be obtained by contacting Mr. Yakovlev at email ID alex.yakovlev@newcastle.ac.uk.
"Introduction to VLSI Systems", Carver Mead and Lynn Conway, Addison-Wesley, 1980, pp. 260-261.
Jones Ian W.
Molnar Charles E.
Sutherland Ivan E.
Ray Gopal C.
Rose James W.
Sun Microsystems Inc.
LandOfFree
Asynchronous arbiter using multiple arbiter elements to enhance does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Asynchronous arbiter using multiple arbiter elements to enhance , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Asynchronous arbiter using multiple arbiter elements to enhance will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-350185