Asymmetrical data tracking digital phase locked loop

Details Asymmetrical data tracking digital phase locked loop Asymmetrical data tracking digital phase locked loop

1991-12-20

1994-03-29

Kuntz, Curtis

Pulse or digital communications

Spread spectrum

Direct sequence

331 1R, 328 63, H03D 324

Patent

active

052992373

ABSTRACT:
An improved asymmetrical data tracking digital phase locked loop including separate baud rate counters for both the positive data pulse edge and the negative data pulse edge. The outputs of the two independent baud rate counters are added together and divided by two in a virtual counter for each local oscillator clock cycle. This provides a data clock pulse located at the midpoint between the corresponding data pulse edges as defined by the two baud rate counters. A digital filter is utilized to dampen the tracking loop correction to reduce maximum phase errors by not allowing continuous phase corrections.

REFERENCES:
patent: 3611298 (1971-10-01), Jacobson
patent: 3851257 (1974-11-01), Boersma
patent: 4855683 (1989-08-01), Troudet et al.

Affiliated with

Also associated with

Rating

Asymmetrical data tracking digital phase locked loop does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Asymmetrical data tracking digital phase locked loop, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Asymmetrical data tracking digital phase locked loop will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-798541