Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Assembly of plural semiconductive substrates each possessing...
Reexamination Certificate
2011-04-05
2011-04-05
Pham, Hoai V (Department: 2892)
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
Assembly of plural semiconductive substrates each possessing...
C438S128000, C257SE21499
Reexamination Certificate
active
07919354
ABSTRACT:
An apparatus includes a first semiconductor die and at least one further semiconductor die. A substrate is attached to the first die and the further die and has an electrical interconnect pattern that interconnects contacts on the first die with respective contacts on the further die. Features of the interconnect pattern have positions on the substrate with smaller tolerances relative to positions of the contacts on the first die than to positions of the contacts on the further die.
REFERENCES:
patent: 6531782 (2003-03-01), Jones et al.
patent: 6908314 (2005-06-01), Brown
patent: 6959428 (2005-10-01), Broberg, III et al.
patent: 2004/0113282 (2004-06-01), Hung
patent: 2005/0073055 (2005-04-01), Pan et al.
patent: 2007/0052091 (2007-03-01), Weekamp et al.
Gary S. Delp, Patent Application entitled: “Composable System-in-Package Integrated Circuits and Process of Composing the Same”, U.S. Appl. No. 11/079,028, filed Mar. 14, 2005, pp. 1-26.
Gary S. Delp, Patent Application entitled: “Base Platforms with Combined ASIC and FPGA Features and Process of Using Same”, U.S. Appl. No. 11/079,439, filed Mar. 14, 2005, pp. 1-22.
Brush David D.
LSI Corporation
Pham Hoai v
Westman Champlin & Kelly P.A.
LandOfFree
Asymmetric alignment of substrate interconnect to... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Asymmetric alignment of substrate interconnect to..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Asymmetric alignment of substrate interconnect to... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2624979