Patent
1994-12-01
1998-02-10
Chan, Eddie P.
395453, G06F 1208
Patent
active
057178950
ABSTRACT:
Method and apparatus for a scalar data cache in a scalar/vector supercomputer. The scalar data cache comprises a cache array and a cache controller. The cache array comprises a plurality of cache frames; each cache frame comprises a plurality of cache lines; and each cache line comprises a plurality of data words. The cache controller performs a broadside compare of the reference address against all addresses held in the cache, and translates the reference address into a cache-array address. For each cache line, there is a corresponding cache-line validity indication which is set "valid" only when every data word in the cache line contains valid data. A cache-line validity comparator operates to provide a cache-line-hit indication if a data word requested is in a valid cache line. A cache-load controller is described for loading data from a common memory into every data word of a cache line and for marking the cache line "valid". For at least one of the plurality of scalar registers, a cache accessor is described for providing fetch access to the data words in the cache array, and for providing write-through-cache capability to the data words in the cache array.
REFERENCES:
patent: 4244033 (1981-01-01), Hattori
patent: 4638431 (1987-01-01), Nishimura
patent: 4942518 (1990-07-01), Weatherford et al.
patent: 5038278 (1991-08-01), Steely, Jr. et al.
patent: 5123095 (1992-06-01), Papadopoulos et al.
patent: 5247635 (1993-09-01), Kamiya
patent: 5333291 (1994-07-01), Grunbok et al.
patent: 5335325 (1994-08-01), Frank et al.
patent: 5353425 (1994-10-01), Malamy et al.
patent: 5418973 (1995-05-01), Ellis et al.
patent: 5426754 (1995-06-01), Grice et al.
patent: 5430884 (1995-07-01), Beard et al.
Handy, "The Cache Memory Book", 1993, PS-22, 40-49, 55-64, 70-72, 263.
European Search Report for International Application No. PCT/US 95/ 09936 completed on Nov. 30, 1995 by Examiner R. Weber, 2 pages.
Leedom George W.
Moore William T.
Chan Eddie P.
Cray Research Inc.
Ellis Kevin L.
LandOfFree
Associative scalar data cache with write-through capabilities fo does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Associative scalar data cache with write-through capabilities fo, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Associative scalar data cache with write-through capabilities fo will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2086297