Associative memory architecture

Details Associative memory architecture Associative memory architecture

Filed on

1993-01-28

Date issued

1996-03-26

Examiner

Swann, Tod R.

Patent Class

Boots, shoes, and leggings

Other Related Categories

3642387, 3642463, 3642525, 3642597, 364DIG1, 365 49, G06F 1204

Type

Patent

Status

active

Patent number

055028322

Description

ABSTRACT:
An association memory which permits the execution of all kinds of comparative operations. The associative memory includes a memory map (1) in which a search argument, which has been processed in a scanning module (3) and a masking unit (5,7), is compared to the data stored in the memory. After this comparison, the data obtained is recorded in a response register (11). When the search data and the stored data supply an association of variable length words, the result data is processed in a module for the processing of variable-length words (13) and in a multiple-response management module.

REFERENCES:
patent: 4257110 (1981-03-01), Lamb et al.
patent: 4888731 (1989-12-01), Chuang et al.
patent: 4928260 (1990-05-01), Chuang et al.
patent: 4959811 (1990-09-01), Szczepanek
patent: 4996666 (1991-02-01), Duluk, Jr.
"Content-Addressable Memories" by Teuvo Kohonen, 1980, pp. 142-153 Textbook, Springer-Verlag Berlin-Heidelberg New York.
Lawrence T. Clark et al., "A Pipelined Associative Memory Implemented in VLSI", IEEE Journal of Solid State Circuits, vol. 24, No. 1, Feb. 1989 pp. 28-34.
IEEE Journal of Solid State Circuits, vol. SC-20, No. 5, Oct. 1988, pp. 543-547, "An 8-Kbit Content-addressable and Reentrant Memory", by Hiroshi Kadota et al.
Electronique Hebdo, No. 97, 1989, p. 19, "Donnez-lui le mot de passe, la me/ morie se chargera de trouver l'information" (Give it the password and the memory will find the information itself).
IEEE Journal of Solid State Circuits, vol. 23, No. 2, Apr. 1988, pp. 543-547, "A 9-Kbit Associative Memory for High-Speed Parallel Processing Applications", by Simon R. Jones et al.
Proceedings of the IEEE International Conference on Computer Design (ICCD 86), pp. 574-577, "A 20 Kb CMOS Associative Memory LSI for Artificial Intelligence Applications", by Takeshi Ogura.
IEEE Journal of Solid State Circuits, vol. 24, No. 1, Feb. 1989, pp. 28-34, "A Pipelined Associative Memory Implemented in VLSI", by L. T. Clark and R. O. Grondin.
Proceedings of the IEEE, vol. 73, No. 6, Jun. 1985, pp. 1142-1144, "A Boolean Content Addressable Memory and its Applications", by H. Shin and M. Malek.
Proceedings of the Fifth International Conference and Symposium on Logic Programming, pp. 1448-1473, Aug. 1988, "An Architecture Based on Content-addressable Memory for the Rapid Execution of Prolog", by C. Stormon, M. Brule, J. Oldfield and J. C. D. F. Ribeiro.
French Search Report, FR 9201082.

Affiliated with

Also associated with

Rating

Associative memory architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Associative memory architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Associative memory architecture will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-922866