Data processing: database and file management or data structures – Database design – Data structure types
Reexamination Certificate
2006-11-21
2006-11-21
Breene, John (Department: 2162)
Data processing: database and file management or data structures
Database design
Data structure types
C707S793000, C707S793000, C707S793000, C709S225000, C711S004000, C711S003000
Reexamination Certificate
active
07139743
ABSTRACT:
A data storage and retrieval device and method is disclosed. The device includes at least one magnetic storage medium configured to store target data and at least one re-configurable logic device comprising an FPGA coupled to the at least one magnetic storage medium and configured to read a continuous stream of target data therefrom, having been configured with a template or as otherwise desired to fit the type of search and data being searched. The reconfigurable logic device is configured to receive at least one search inquiry in the form of a data key and to determine a match between the data key and the target data as it is being read from the at least one magnetic storage medium. This device and method can perform a variety of searches on the target data including without limitation exact and approximate match searches, sequence match searches, image match searches and data reduction searches. This device and method may be provided as part of a stand-alone computer system, embodied in a network attached storage device, or can otherwise be provided as part of a computer LAN or WAN.
REFERENCES:
patent: 3601808 (1971-08-01), Vlack
patent: 3611314 (1971-10-01), Pritchard et al.
patent: 3729712 (1973-04-01), Glassman
patent: 3824375 (1974-07-01), Gross et al.
patent: 3848235 (1974-11-01), Lewis et al.
patent: 3906455 (1975-09-01), Houston et al.
patent: 4081607 (1978-03-01), Vitols et al.
patent: 4298898 (1981-11-01), Cardot
patent: 4314356 (1982-02-01), Scarbrough
patent: 4385393 (1983-05-01), Chaure et al.
patent: 4464718 (1984-08-01), Dixon et al.
patent: 4550436 (1985-10-01), Freeman et al.
patent: 4823306 (1989-04-01), Barbic et al.
patent: 4941178 (1990-07-01), Chuang
patent: 5023910 (1991-06-01), Thomson
patent: 5050075 (1991-09-01), Herman et al.
patent: 5101424 (1992-03-01), Clayton et al.
patent: 5140692 (1992-08-01), Morita
patent: 5163131 (1992-11-01), Row et al.
patent: 5179626 (1993-01-01), Thomson
patent: 5226165 (1993-07-01), Martin
patent: 5243655 (1993-09-01), Wang
patent: 5265065 (1993-11-01), Turtle
patent: 5319776 (1994-06-01), Hile et al.
patent: 5327521 (1994-07-01), Savic et al.
patent: 5339411 (1994-08-01), Heaton, Jr.
patent: 5388259 (1995-02-01), Fleischman et al.
patent: 5396253 (1995-03-01), Chia
patent: 5418951 (1995-05-01), Damashek
patent: 5432822 (1995-07-01), Kaewell, Jr.
patent: 5465353 (1995-11-01), Hull et al.
patent: 5488725 (1996-01-01), Turtle et al.
patent: 5497488 (1996-03-01), Akizawa et al.
patent: 5544352 (1996-08-01), Egger
patent: 5546578 (1996-08-01), Takada
patent: 5651125 (1997-07-01), Witt et al.
patent: 5721898 (1998-02-01), Beardsley et al.
patent: 5774835 (1998-06-01), Ozawa
patent: 5774839 (1998-06-01), Shlomot
patent: 5781772 (1998-07-01), Wilkinson, III et al.
patent: 5819273 (1998-10-01), Vora et al.
patent: 5819290 (1998-10-01), Fujita
patent: 5864738 (1999-01-01), Kessler et al.
patent: 5913211 (1999-06-01), Nitta
patent: 5930753 (1999-07-01), Potamianos et al.
patent: 5943421 (1999-08-01), Grabon
patent: 5943429 (1999-08-01), Händel
patent: 0 851 358 (1998-07-01), None
patent: 0 880 088 (1998-11-01), None
patent: 0 887 723 (1998-12-01), None
patent: 0 911 738 (1999-04-01), None
patent: WO 01/22425 (2001-03-01), None
patent: WO 01/80082 (2001-10-01), None
Patent Cooperation Treaty; International Search Report; May 6, 2004.
Cloutier et al.;VIP: An FPGA-Based Processor for Image Processing and Neural Networks; Proceedings of Fifth International Conference on Microelectronics for Neural Networks; Feb. 12, 1996; pp. 330-336; Los Alamitos, California.
Ratha et al.;Convolution on Splash 2; Proceedings of IEEE Symposium on FPGAS for Custom Computing Machines; Apr. 19, 1995; pp. 204-213; Los Alamitos, California.
Ting-Pang Lin et al.;Real-Time Image Template Matching Based on Systolic Array Processor; International Journal of Electronics; Dec. 1, 1992; pp. 1165-1176; vol. 73, No. 6; London, Great Britain.
Mosanya et al.;A FPGA-Based Hardware Implementation of Generalized Profile Search Using Online Arithmetic; ACM/Sigda International Symposium on Field Programmable Gate Arrays (FPGA '99); Feb. 21-23, 1999; pp 101-111; Monterey, CA, USA.
Hezel et al.;FPGA-based Template Matching using Distance Transforms; Proceedings of the 10thAnnual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM '02); Apr. 22, 2002; pp 89-97; IEEE Computer Society, USA.
Arnold, et al.;The Splash 2 Processor and Applications; Proceedings 1993 IEEE International Conference on Computer Design: VLSI In Computers and Processors (ICCD '93); Oct. 3, 1993; pp 482-485; IEEE Computer Society; Cambridge, MA USA.
Yamaguchi, et al.;High Speed Homology Search with FPGAs; Proceedings Pacific Symposium on Biocomputing; Jan. 3-7, 2002; pp 271-282; vol. 7; Online; Lihue, Hawaii, USA.
Shirazi et al.;Quantitative Analysis of FPGA-based Database Searching; Journal of VLSI Signal Processing Systems For Signal, Image, and Video Technology; May 2001; pp 85-96; vol. 28, No. 1/2; Kluwer Academic Publishers; Dordrecht, NL.
Villasenor et al.;Configurable Computing Solutions For Automatic Target Recognition; FPGAS for Custom Computing Machines, 1996,Proceedings, IEEE Symposium on Napa Valley, CA; Apr. 17-19, 1996; pp 70-79; 1996 IEEE; Napa Valley, CA, Los Alamitos, CA, USA.
Partial International Search for PCT/US 03/15638; Feb. 3, 2004.
Patent Cooperation Treaty; International Search Report; Jul. 10, 2003.
Hollaar, Lee A.;Hardware Systems for Text Information Retrieval; Proceedings of the Sixth Annual International ACM Sigir Conference on Research and Development in Information Retrieval; Jun. 6-8, 1983; pp. 3-9; Baltimore, Maryland, USA.
Pramanik et al.;A Hardware Pattern Matching Algorithm on a Dataflow; Computer Journal; Jul. 1, 1985; pp. 264-269; vol. 28, No. 3; Oxford University Press, Surrey, Great Britain.
Kulig et al., “System and Method for Controlling Transmission of Data Packets Over an Information Network”, pending U.S. Patent Application.
Lockwood et al., FPGrep and FPSed: Regular Expression Search and Substitution for Packet Streaming in Field Programmable Hardware, unpublished.
Berk, Elliott, “JLex: A lexical analyzer generator for Java ™”, downloaded from http://www.cs.princeton.edu/˜appel/modern/java/Jlex/ in Jan. 2002.
Braun et al., “Layered Protocol Wrappers for Internet Packet Processing in Reconfigurable Hardware”,Proceedings of Hot Interconnects 9(Hotl-9) Stanford, CA, Aug. 22-24, 2001, pp. 93-98.
Lockwood, J., “Evolvable Internet Hardware Platforms”,NASA/DoD Workshop on Evolvable Hardware(EHW'01), Long Beach, CA, Jul. 12-14, 2001, pp. 271-279.
Lockwood, J., “Platform and Methodology for Teaching Design of Hardware Modules in Internet Routers and Firewalls”,IEEE Computer Society International Conference on Microelectronic Systems Education(MSE'2001), Las Vega, NV, Jun. 17-18, 2001, pp. 56-57.
Shah, N., “Understanding Network Processors”, Version 1.0, University of California-Berkeley, Sep. 4, 2001.
Keutzer et al., “A Survey of Programmable Platforms—Network Proc”, University of California-Berkeley.
Lockwood et al., Reprogrammable Network Packet Processing on the Field Programmable Port Extender (FPX),ACM International Symposium on Field Programmable Gat Arrays(FPGA'2001), Monterey, Ca, Feb. 2001, pp. 87-93.
Lockwood, J., “An Open Platform for Development of Network Processing Modules in Reprogrammable Hardware”,IEC DesignCon 2001, Santa Clara, CA, Jan. 2001, Paper WB-19.
Lockwood et al., Field Programmable Port Extender (FPX) for Distributed Routing and Queuing,ACM International Symposium on Field Programmable Gate Arrays(FPGA'2000), Monterey, CA, Feb. 2000, pp. 137-144.
Choi et al., “Design of a Flexible Open Platform for High Performance Active Networks”, Allerton Conference, Campaign, II, 1999.
Fu et al., The FPX KCPSM Module: An Embedded, Reconfigurable Active Processing Module for the Field Programmable Port Extender (FPX),Washington University, Department of Computer Science, Technical Re
Chamberlain Roger D.
Cytron Ron Kaplan
Franklin Mark Allen
Indeck Ronald S.
Breene John
Fleurantin Jean Bolte
Washington University
LandOfFree
Associative database scanning and information retrieval... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Associative database scanning and information retrieval..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Associative database scanning and information retrieval... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3628289