Electricity: electrical systems and devices – Housing or mounting assemblies with diverse electrical... – For electronic systems and devices
Reexamination Certificate
2005-06-02
2009-02-10
Norris, Jeremy C (Department: 2841)
Electricity: electrical systems and devices
Housing or mounting assemblies with diverse electrical...
For electronic systems and devices
C439S044000, C439S065000, C439S074000, C439S085000
Reexamination Certificate
active
07489524
ABSTRACT:
An assembly is provided which includes a first circuit panel having a top surface, a first dielectric element and first conductive traces disposed on the first dielectric element. In addition, a second circuit panel has a bottom surface, a second dielectric element and second conductive traces disposed on the second dielectric element, where at least a portion of the second circuit panel overlies at least a portion of the first circuit panel. The assembly further includes an interconnect circuit panel having a third dielectric element which has a front surface, a rear surface opposite the front surface, a top end extending between the front and rear surfaces, a bottom end extending between the front and rear surfaces, and a plurality of interconnect traces disposed on the dielectric element. The bottom end of the interconnect element abuts the top surface of the first circuit panel and the top end abuts the bottom surface of the second circuit panel, where at least some of the first conductive traces are in conductive communication with the second conductive traces through the interconnect traces.
REFERENCES:
patent: 3496634 (1970-02-01), Kurtz et al.
patent: 3614541 (1971-10-01), Farrand
patent: 4502098 (1985-02-01), Brown et al.
patent: 4868712 (1989-09-01), Woodman
patent: 5723901 (1998-03-01), Katsumata
patent: 6172874 (2001-01-01), Bartilson
patent: 6239386 (2001-05-01), DiStefano et al.
patent: 6265765 (2001-07-01), DiStefano et al.
patent: 6856007 (2003-04-01), Warner
patent: 7033861 (2006-04-01), Partridge et al.
patent: 2004/0032011 (2004-02-01), Warner
patent: 2004/0238857 (2004-12-01), Beroz et al.
patent: 2006/0008945 (2006-01-01), Cady et al.
patent: 41 36 355 (1993-05-01), None
patent: 1 191 635 (2002-03-01), None
patent: 2 575 336 (1986-06-01), None
patent: 2 608 328 (1988-06-01), None
patent: 11-121896 (1999-07-01), None
patent: WO-2005/019319 (2005-03-01), None
Jensen, Improved Method for Characterizing and Modeling Gigabit Flex-Circuit Based Interconnects, 2001 High-Performance System Design Conference, DesignCon 2001.
Rinne, The Parasitic Reactances of Flip Chip Solder Bumps, Unitive Electronics, Inc., Research Triangle Park, NC, North Carolina State University, Raleigh, NC.
International Search Report, PCT/US2005/019319, Dated Dec. 1, 2005.
Green Ronald
Krishnan Sridhar
Shook James Gill
Stavros Andy
Tsai Ming
Aychillhum Andargie M
Lerner David Littenberg Krumholz & Mentlik LLP
Norris Jeremy C
Tessera Inc.
LandOfFree
Assembly including vertical and horizontal joined circuit... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Assembly including vertical and horizontal joined circuit..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Assembly including vertical and horizontal joined circuit... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4079406