Active solid-state devices (e.g. – transistors – solid-state diode – Housing or package
Reexamination Certificate
2005-10-04
2005-10-04
Tran, Michael (Department: 2818)
Active solid-state devices (e.g., transistors, solid-state diode
Housing or package
C438S107000, C438S108000, C438S109000, C438S118000, C438S455000, C438S612000, C438S613000, C438S115000, C438S117000
Reexamination Certificate
active
06952047
ABSTRACT:
A method of manufacturing a plurality of semiconductor chip packages and the resulting chip package assemblies. The method includes providing a circuitized substrate having terminals and leads. A first microelectronic element is arranged with the substrate and contacts on the microelectronic element are connected to the substrate. A conductive member is placed on top of the first microelectronic element and is used to support a second microelectronic element. The second microelectronic element is arranged with the conductive member in a top and bottom position. The second microelectronic element is then also connected by leads from contacts on the second microelectronic element to pads and terminals on the circuitized substrate. The conductive member is then connected to a third pad or set of pads on the substrate. An encapsulant material may be deposited so as to encapsulate the leads and at least one surface of the microelectronic elements. The encapsulant material is then cured thereby defining a composite of chip assemblies which may be singulated into individual chip packages.
REFERENCES:
patent: 4941033 (1990-07-01), Kishida
patent: 4982265 (1991-01-01), Watanabe et al.
patent: 5046238 (1991-09-01), Daigle et al.
patent: 5148265 (1992-09-01), Khandros et al.
patent: 5148266 (1992-09-01), Khandros et al.
patent: 5222014 (1993-06-01), Lin
patent: 5347159 (1994-09-01), Khandros et al.
patent: 5440171 (1995-08-01), Miyano et al.
patent: 5455740 (1995-10-01), Burns
patent: 5646446 (1997-07-01), Nicewarner, Jr. et al.
patent: 5659952 (1997-08-01), Kovac et al.
patent: 5679977 (1997-10-01), Khandros et al.
patent: 5706174 (1998-01-01), Distefano et al.
patent: 6169328 (2001-01-01), Mitchell et al.
patent: 6573609 (2003-06-01), Fjelstad et al.
patent: 6673651 (2004-01-01), Ohuchi et al.
patent: 6709895 (2004-03-01), Distefano
Brooks, Patent Application Publication, Aug. 14, 2003.
Tan et al., Patent Application Publication, Aug. 7, 2003.
Lerner David Littenberg Krumholz & Mentlik LLP
Tessera Inc.
Tran Mai-Huong
Tran Michael
LandOfFree
Assemblies having stacked semiconductor chips and methods of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Assemblies having stacked semiconductor chips and methods of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Assemblies having stacked semiconductor chips and methods of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3440373