Patent
1994-06-30
1996-12-03
Downs, Robert W.
395 21, 395 24, G06F 1518, G06E 100
Patent
active
055816614
ABSTRACT:
An artificial neuron, which may be implemented on an integrated circuit, has only one significant processing element in the form of an adder. Inputs are first fed through gating functions to produce gated inputs. These gated inputs are then added together to produce a sum which is added to a weight to produce the neuron output.
REFERENCES:
patent: 5111531 (1992-05-01), Grayson et al.
patent: 5220559 (1993-06-01), Tsuzuki et al.
patent: 5278945 (1994-01-01), Basehore et al.
patent: 5355436 (1994-10-01), Shin et al.
patent: 5408588 (1995-04-01), Ulug
Downs Robert W.
Katbab A.
Lindsey Michael K.
Stuckman Bruce E.
LandOfFree
Artificial neuron using adder circuit and method of using same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Artificial neuron using adder circuit and method of using same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Artificial neuron using adder circuit and method of using same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-792833