Artificial neural circuit using pulse coding

Details Artificial neural circuit using pulse coding Artificial neural circuit using pulse coding

1994-08-31

1997-05-27

Davis, George B.

395 27, G06F 1518

Patent

active

056339895

ABSTRACT:
Disclosed is an artificial neural circuit using a pulse coding such as a stochastic pulse coding or a noise feedback pulse coding, the circuit comprising a synapse circuit section for producing and absorbing a current signal proportional to a weight voltage signal upon an externally applied current signal being supplied; a neuron body circuit section for spacio-temporally integrating output signal of the synapse circuit section to produce an analog voltage signal; and an axon hillock circuit for converting the analog voltage signal into a pulse train using a predetermined reference signal. The synapse circuit section including a first input terminal for receiving a first reference voltage; a second input terminal for receiving a second reference voltage; a third input terminal for receiving a third reference voltage; a fourth terminal for receiving the weight voltage signal; a first transistor having drain and source connected to the first reference voltage and a junction point, respectively, and gate connected to the fourth input terminal; a second transistor having drain and source connected to the junction point and the second input terminal, respectively, and gate connected to the third input terminal; and a third transistor having drain and source connected respectively to the junction point and an output terminal of the synapse circuit section, and gate connected to an input terminal for receiving the externally applied current signal.

REFERENCES:
patent: 4807168 (1989-02-01), Moopenn et al.
patent: 4950917 (1990-08-01), Holler et al.
patent: 5043913 (1991-08-01), Furutani
patent: 5129042 (1992-07-01), Jeong
patent: 5206541 (1993-04-01), Boahen et al.
patent: 5212766 (1993-05-01), Arima
patent: 5299286 (1994-03-01), Imondi et al.
patent: 5329610 (1994-07-01), Castro
patent: 5331215 (1994-07-01), Allen et al.
patent: 5341051 (1994-08-01), Kirk
patent: 5343555 (1994-08-01), Yayla et al.
patent: 5353382 (1994-10-01), Yariv et al.
patent: 5381515 (1995-01-01), Platt et al.
patent: 5394511 (1995-02-01), Mashiko
patent: 5412565 (1995-05-01), Boser et al.
patent: 5448682 (1995-09-01), Chung et al.
patent: 5450528 (1995-09-01), Chung et al.
Cauwenberghs et al, "An Adaptive CMOS Matrix-Vector Multiplier for Large Scale Analog Hardware Neural Network Applications", Inter. Conf. on Neural Networks, IEEE 1991.
Lanser et al, "An Analog CMOS Chip Set for Neural Networks with Arbitrary Topologies", IEEE Transactions on Neural Networks, 1993.
Chen et al, "VLSI Circuits for Optoelectronic Neural Network Weight Setting", Midwest Symposium on Circuits and Systems, IEEE 1993.
Morishita, "A BiCMOS Analog Neural Network with Dynamically Updated Weights", 37th Conference (ISSCC) on Solid-State Circuits, IEEE 1990.
Tomlinson Jr., Max S. et al.; "A Digital Neural Network Architecture for VLSI", pp. II/545-II/550; Neural Semiconductor, Inc., Carlsbad, CA.

Affiliated with

Also associated with

Rating

Artificial neural circuit using pulse coding does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Artificial neural circuit using pulse coding, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Artificial neural circuit using pulse coding will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2335260