Arrester and a semiconductor circuit arrangement with a protecti

Details Arrester and a semiconductor circuit arrangement with a protecti Arrester and a semiconductor circuit arrangement with a protecti

1982-03-11

1983-11-08

Moose, Jr., Harry E.

Electricity: electrical systems and devices

Safety and protection of systems and devices

Load shunting by fault responsive means

361 91, 363 54, 363 68, H02H 709, H02H 7125

Patent

active

044145993

ABSTRACT:
An arrester is provided including series connected first and second nonlinear resistance elements and a by-pass circuit. The by-pass circuit is connected in parallel with the second nonlinear resistance element and short-circuits the second nonlinear resistance element only when a voltage of a predetermined polarity is applied to the second nonlinear resistance element. An semiconductor circuit arrangement with a protection device is also provided, where the arrester is used for protecting a semiconductor device.

REFERENCES:
patent: 3487261 (1969-12-01), Boksjoet al.
patent: 3532901 (1970-10-01), Cavallius et al.
patent: 3599075 (1971-08-01), Etter
patent: 3947726 (1976-03-01), DeCecco et al.
patent: 4282568 (1981-08-01), Kobayashi et al.

Affiliated with

Also associated with

Rating

Arrester and a semiconductor circuit arrangement with a protecti does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Arrester and a semiconductor circuit arrangement with a protecti, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Arrester and a semiconductor circuit arrangement with a protecti will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2012045