Static information storage and retrieval – Floating gate – Particular biasing
Reexamination Certificate
2005-11-21
2008-03-04
Phung, Anh (Department: 2824)
Static information storage and retrieval
Floating gate
Particular biasing
26
Reexamination Certificate
active
07339832
ABSTRACT:
A method for programming a Flash memory array comprises coupling at least one of a current source and a potential source to at least one selected bitline of a Flash memory array, monitoring a potential VAVSSof an array VSS line by means of a comparator, allowing the array VSS line to electrically float until the potential VAVSSis approximately equal to a reference potential Vref, and terminating the programming by de-coupling at least one of the current source and the potential source.
REFERENCES:
patent: 5587946 (1996-12-01), Campardo et al.
patent: 5638327 (1997-06-01), Dollabora et al.
patent: 5859796 (1999-01-01), Cleveland
patent: 5933366 (1999-08-01), Yoshikawa
patent: 6212103 (2001-04-01), Ahrens et al.
patent: 6222771 (2001-04-01), Tang et al.
patent: 6507067 (2003-01-01), Fratin et al.
patent: 6781881 (2004-08-01), Chih
patent: 6822905 (2004-11-01), Micheloni et al.
patent: 6865110 (2005-03-01), Park
patent: 7110298 (2006-09-01), Moogat et al.
Atmel Corporation
Phung Anh
Schneck Thomas
Schneck & Schneck
LandOfFree
Array source line (AVSS) controlled high voltage regulation... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Array source line (AVSS) controlled high voltage regulation..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Array source line (AVSS) controlled high voltage regulation... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3972347