Excavating
Patent
1985-10-02
1988-01-26
Atkinson, Charles E.
Excavating
364200, 371 11, G06F 1120
Patent
active
047220848
ABSTRACT:
An array reconfiguration apparatus is employed in large integrated circuits and large systems. The apparatus makes use of spare wires and/or computation elements which are incorporated in the array. The apparatus uses spare wires in place of defective wires and/or the apparatus uses spare computation elements in place of defective computation elements so that an operational system may be created in spite of the occurrence of numerous manufacturing or lifetime faults. The excess wires are utilized as data input and output lines and as such each data line is associated with a bidirectional buffer/receiver (B/R). The bidirectional B/R's are capable of transmitting data in either direction as from an input terminal to an output terminal or vice versa. Each data line is connected to a bidirectional multiplexing device which has a control input. Control logic means has dynamically stored therein the assignment of each significant wire and each computation element. Only unreliable wires as between integrated circuits are switchable. The control logic selects operational elements as well as operational data lines and hence uses the spare data lines to make connections between the redundant elements on the circuit board so that an array configuration can be implemented in spite of multiple defects on the overall circuit board. The invention further discloses a simple method for computing the assignments of cells and wires to avoid the defects.
REFERENCES:
patent: 4092733 (1978-05-01), Coontz et al.
patent: 4412281 (1983-10-01), Works
patent: 4422161 (1983-12-01), Kressel et al.
patent: 4468738 (1984-08-01), Hansen et al.
patent: 4507726 (1985-03-01), Grinberg et al.
patent: 4523313 (1985-06-01), Nibby, Jr. et al.
patent: 4566102 (1986-01-01), Hefner
patent: 4577294 (1986-03-01), Brown et al.
patent: 4586178 (1986-04-01), Boose
patent: 4592024 (1986-05-01), Sakai et al.
patent: 4601031 (1986-07-01), Walker et al.
Masterson, Implementation of a Finite Impulse Response Digital Filter on the ITT Cellular Array Processor, Parallel Computing 85, Berlin, Sep. 23-25, 1985, pp. 1.5.
Mangels, ITT Unveils New Microchip, The Telegram, Feb. 1, 1985, p. 37.
Cellular Array Processing Gives Computers a New Approach, ITT Technology, vol. 1, No. 1, p. 3.
Batcher, Design of Massively Parallel Processor, IEEE Computer Society, 1980, pp. 80-85.
Cotton et al., Computation of the Discrete Fourier Transform on the Cellular Array Processor, Electrical Communication, vol. 59, No. 3, May 6, 1985, pp. 306-311.
Cotton, An Engineerable and Reconfigurable Cellular Array Processor, Parallel Computing 85, Berlin, Sep. 23-25, 1985, pp. 1-7.
Brooks et al., Yes, An SIMD Machine Can Be Used for Al, Ninth Intl. Joint Conf. on Artificial Intelligence, Aug. 18-23, 1985, pp. 73-79.
Parhami et al., A Study of Fault Tolerance Techniques for Associative Processors, National Computer Conference, 1974, pp. 645-652.
Kondo et al., An LSI Adaptive Array Processor, IEEE Journal of Solid State Circuits, Apr. 1983, pp. 147-155.
Chuan-Lin Wu, Multiprocessor Technology IEEE Computer, Jun. 1985, pp. 6-7.
Lerner, Parallel Processing Gets Down to Business, High Technology, Jul. 1985, pp. 20-28.
Atkinson Charles E.
ITT Corporation
Peterson T. L.
LandOfFree
Array reconfiguration apparatus and methods particularly adapted does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Array reconfiguration apparatus and methods particularly adapted, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Array reconfiguration apparatus and methods particularly adapted will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1472038