Active solid-state devices (e.g. – transistors – solid-state diode – Integrated circuit structure with electrically isolated... – Passive components in ics
Patent
1996-10-04
1998-03-03
Jackson, Jr., Jerome
Active solid-state devices (e.g., transistors, solid-state diode
Integrated circuit structure with electrically isolated...
Passive components in ics
257209, 257665, 257758, H01L 2702
Patent
active
057238987
ABSTRACT:
The present disclosure sets forth an improved integrated circuit in which circuit elements, adjacent to a fuse, are protected by barriers positioned adjacent the fuse. In the improved integrated circuit the barriers are non-frangible, high melting point structures buried in the passivating layer, covering a wiring layer containing a fuse, and are between the fuse and adjacent circuit elements in the wiring layer structures. Also taught is a method of protecting circuit elements adjacent a fuse comprising the steps of depositing an insulating layer on the surface of a semiconductor device having active regions therein, forming a plurality of fuses and circuit elements in said layer, coating said fuses and elements with a second insulating layer, patterning said second insulating layer to form grooves between each of said fuses and any adjacent fuse or circuit element, and depositing a high melting point and non-frangible material in said grooves.
Gilmour Richard Alfred
Hartswick Thomas John
Thomas David Charles
Uttecht Ronald Robert
Walton Erick Gregory
Guay John
International Business Machines Corp.
Jackson, Jr. Jerome
Walter Howard J.
LandOfFree
Array protection devices and method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Array protection devices and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Array protection devices and method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2251231