Array processor communication architecture with broadcast proces

Details Array processor communication architecture with broadcast proces Array processor communication architecture with broadcast proces

1995-02-10

1997-08-19

Donaghue, Larry D.

395379, 39580014, G06F 1580

Patent

active

056597851

ABSTRACT:
A plurality of processor elements (PEs) are connected in a duster by a common instruction bus to a sequencing control unit with its associated instruction memory. Each PE has data buses connected to at least its four nearest PE neighbors, referred to as its North, South, East and West PE neighbors. Each PE also has a general purpose register file containing several operand registers. A common instruction is fetched from the instruction memory by the sequencing control unit and broadcast over the instruction bus to each PE in the cluster. The instruction includes an upcode value that controls the arithmetic or logical operation performed by an execution unit in the PE on one or more operands in the register file. A switch is included in each PE to interconnect it with a first PE neighbor as the destination to which the result from the execution unit is sent. The broadcast instruction includes a destination field that controls the switch in the PE, to dynamically select the destination neighbor PE to which the result is sent. Further, the broadcast instruction includes a target field that controls the switch in the PE, to dynamically select the operand register in the register file of the PE, to which another result received from another neighbor PE in the cluster is stored. In this manner, the instruction broadcast to all the PEs in the cluster, dynamically controls the communication of operands and results between the PEs in the cluster, in a single instruction, multiple data processor array.

REFERENCES:
patent: 4371931 (1983-02-01), Catiller et al.
patent: 4616313 (1986-10-01), Aoyagi
patent: 4807113 (1989-02-01), Matsumoto et al.
patent: 5163120 (1992-11-01), Childers et al.
patent: 5201056 (1993-04-01), Daniel et al.
patent: 5218706 (1993-06-01), Komori et al.
patent: 5218709 (1993-06-01), Fijany et al.
patent: 5269007 (1993-12-01), Hanawa et al.
patent: 5269008 (1993-12-01), Kobayashi et al.
patent: 5542026 (1996-07-01), Pechanek et al.
Martin Gold, "Signal Path: TI's Competitive Edge", Electrical Engineering Times, Mar. 28, 1994, p. 68.
Gerald G. Pechanek, "Mfast: Mwave Folded Array Signal Transform Processor Architecture & Design Specification", IBM DSP Hardware Development, Research Triangle Park, North Carolina, Aug. 19, 1994.

Affiliated with

Also associated with

Rating

Array processor communication architecture with broadcast proces does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Array processor communication architecture with broadcast proces, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Array processor communication architecture with broadcast proces will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1113509