Boots – shoes – and leggings
Patent
1979-11-26
1982-12-21
Shaw, Gareth D.
Boots, shoes, and leggings
G06F 1306
Patent
active
043652921
ABSTRACT:
A connection network is disclosed for use between a parallel array of processors and a parallel array of memory modules for establishing non-conflicting data communications paths between requested memory modules and requesting processors. The connection network includes a plurality of switching elements interposed between the processor array and the memory modules array in an Omega networking architecture. Each switching element includes a first and a second processor side port, a first and a second memory module side port, and control logic circuitry for providing data connections between the first and second processor ports and the first and second memory module ports. The control logic circuitry includes strobe logic for examining data arriving at the first and the second processor ports to indicate when the data arriving is requesting data from a requesting processor to a requested memory module. Further, connection circuitry is associated with the strobe logic for examining requesting data arriving at the first and the second processor ports for providing a data connection therefrom to the first and the second memory module ports in response thereto when the data connection so provided does not conflict with a pre-established data connection currently in use.
REFERENCES:
patent: 3200380 (1965-08-01), MacDonald et al.
patent: 3226689 (1965-12-01), Amdahl et al.
patent: 3401380 (1968-09-01), Bell et al.
patent: 3537074 (1970-10-01), Stokes et al.
patent: 3593302 (1971-07-01), Saito et al.
patent: 4044333 (1977-08-01), Auspurg et al.
patent: 4051551 (1977-09-01), Lawrie et al.
patent: 4099235 (1978-07-01), Hoschler et al.
patent: 4101960 (1978-07-01), Stokes et al.
Lawrie, D. H., "Access and Alignment of Data in an Array Processor", IEEE Trans. on Computers, vol. C-24, 1975, pp. 1145-1155.
Barnes George H.
Lundstrom Stephen F.
Shafer Philip E.
Burroughs Corporation
Heckler Thomas M.
Shaw Gareth D.
LandOfFree
Array processor architecture connection network does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Array processor architecture connection network, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Array processor architecture connection network will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-408946