Array processor

Details Array processor Array processor

1988-05-06

1990-11-27

Fleming, Michael R.

Boots, shoes, and leggings

3642318, 3642319, 36423222, 36423221, 3642433, 3642555, G06F 15347

Patent

active

049741462

ABSTRACT:
A four stage pipelined processor (40) provides efficient processing of the most common operation performed in simulating neuron networks. A first stage of the processor includes a program memory (42) and a program address generator (41). A second stage comprises first and second data memories (44, 46) and respective address generators (60, 66) coupled thereto. A third stage comprises the input (X, Y) of a function unit (82), and a fourth stage comprises the output (Z) of the function unit (82). A unique bus architecture allows the various stages to simultaneously communicate with each other through the use of independent buses, and further provides for the quick simultaneous transfer of data from both the first and second data memories to the function unit. When not needed for performing in the pipelined mode, the various buses may be coupled together and to an I/O interface (52) by means of bus coupling means (e.g., 47). This architecture significantly reduces the circuitry needed to implement the necessary buses while allowing the processor to run without speed limitations in the pipelined mode.

REFERENCES:
patent: 3394354 (1968-07-01), Senzig
patent: 3470540 (1987-04-01), Levy
patent: 4128880 (1978-12-01), Gray, Jr.
patent: 4204254 (1980-05-01), Muzzani et al.
patent: 4251860 (1981-02-01), Mitchell et al.
patent: 4285039 (1981-08-01), Patterson et al.
patent: 4287566 (1981-09-01), Culler
patent: 4298936 (1981-11-01), Shapiro
patent: 4339804 (1982-07-01), Davison et al.
patent: 4366536 (1982-12-01), Kohn
patent: 4368515 (1983-01-01), Nielsen
patent: 4432053 (1984-02-01), Gaither et al.
patent: 4438488 (1984-03-01), Shibayama et al.
patent: 4438493 (1984-03-01), Cushing et al.
patent: 4454578 (1984-06-01), Matsumoto et al.
patent: 4527232 (1985-07-01), Bechtolsheim
patent: 4530050 (1985-07-01), Fukunaga
patent: 4541047 (1985-09-01), Wada et al.
patent: 4550368 (1985-10-01), Bechtolsheim
patent: 4569016 (1986-02-01), Hao et al.
patent: 4574348 (1981-03-01), Scallom
patent: 4581722 (1986-04-01), Takemae
patent: 4594655 (1986-06-01), Hao et al.
patent: 4594656 (1986-06-01), Moffett
patent: 4608666 (1986-08-01), Uchida
patent: 4615004 (1986-09-01), Chevillat et al.
patent: 4616313 (1986-10-01), Aoyagi
patent: 4675806 (1987-06-01), Uchida
patent: 4680701 (1987-07-01), Cochran
patent: 4689738 (1987-08-01), van Wijk et al.
patent: 4725945 (1988-02-01), Kronstadt et al.
patent: 4731761 (1988-05-01), Kobayashi
patent: 4740894 (1988-04-01), Lyon
patent: 4766566 (1988-08-01), Chuang
patent: 4803621 (1989-02-01), Kelly
patent: 4860249 (1989-08-01), Nicely et al.
patent: 4884198 (1989-11-01), Garner et al.

Affiliated with

Also associated with

Rating

Array processor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Array processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Array processor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1036642