Active solid-state devices (e.g. – transistors – solid-state diode – Bulk effect device – Bulk effect switching in amorphous material
Reexamination Certificate
2000-07-24
2003-03-18
Chaudhuri, Olik (Department: 2814)
Active solid-state devices (e.g., transistors, solid-state diode
Bulk effect device
Bulk effect switching in amorphous material
C257S528000, C257S529000, C438S095000, C438S215000, C438S281000, C438S333000, C438S467000, C438S601000
Reexamination Certificate
active
06534780
ABSTRACT:
BACKGROUND OF THE INVENTION
The present invention relates generally to semiconductor fabrication techniques and, more particularly, to a method for fabricating ultra-small pores for use in phase or state changeable memory devices such as, for example, chalcogenide memory cells.
The use of electrically writable and erasable phase change materials (i.e., materials which can be electrically switched between generally amorphous and generally crystalline states or between different resistive states while in crystalline form) for electronic memory applications is known in the art and is disclosed, for example, in U.S. Pat. No. 5,296,716 to Ovshinsky et al., the disclosure of which is incorporated herein by reference. U.S. Pat. No. 5,296,716 is believed to generally indicate the state of the art, and to contain a discussion of the current theory of operation of chalcogenide materials.
Generally, as disclosed in the aforementioned Ovshinsky patent, such phase change materials can be electrically switched between a first structural state where the material is generally amorphous and a second structural state where the material has a generally crystalline local order. The material may also be electrically switched between different detectable states of local order across the entire spectrum between the completely amorphous and the completely crystalline states. That is, the switching of such materials is not required to take place between completely amorphous and completely crystalline states but rather the material can be switched in incremental steps reflecting changes of local order to provide a “gray scale” represented by a multiplicity of conditions of local order spanning the spectrum from the completely amorphous state to the completely crystalline state.
The material exhibits different electrical characteristics depending upon its state. For instance, in its amorphous state the material exhibits a lower electrical conductivity than it does in its crystalline state.
These memory cells are monolithic, homogeneous, and formed of chalcogenide material selected from the group of Te, Se, Sb, Ni, and Ge. Such chalcogenide materials can be switched between numerous electrically detectable conditions of varying resistivity in nanosecond time periods with the input of picojoules of energy. The resulting memory material is truly non-volatile and will maintain the integrity of the information stored by the memory cell without the need for periodic refresh signals. Furthermore the data integrity of the information stored by these memory cells is not lost when power is removed from the device. The subject memory material is directly overwritable so that the memory cells need not be erased (set to a specified starting point) in order to change information stored within the memory cells. Finally, the large dynamic range offered by the memory material provides for the gray scale storage of multiple bits of binary information in a single cell by mimicking the binary encoded information in analog form and thereby storing multiple bits of binary encoded information as a single resistance value in a single cell.
The operation of chalcogenide memory cells requires that a region of the chalcogenide memory material, called the chalcogenide active region, be subjected to a current pulse typically with a current density between about 10
5
and 10
7
amperes/cm
2
, to change the crystalline state of the chalcogenide material within the active region contained within a small pore. This current density may be accomplished by first creating a small opening
1
in a dielectric material
2
which is itself deposited onto a lower electrode material
3
as illustrated in
FIG. 1. A
second dielectric layer
4
, typically of silicon nitride, is then deposited onto the dielectric layer
2
and into the opening
1
. The second dielectric layer
4
is typically on the order of 40 Angstroms thick. The chalcogenide material
5
is then deposited over the second dielectric material
4
and into the opening
1
. An upper electrode material
6
is then deposited over the chalcogenide material
5
. Carbon is a commonly used electrode material although other materials have also been used, for example, molybdenum and titanium nitride. A conductive path is then provided from the chalcogenide material
5
to the lower electrode material
3
by forming a pore
7
in the second dielectric layer
4
by the well known process of popping. Popping involves passing an initial high current pulse through the structure which passes through the chalcogenide material
5
and then provides dielectric breakdown of the second dielectric layer
4
thereby providing a conductive path via the pore
7
through the memory cell.
Electrically popping the thin silicon nitride layer
4
is not desirable for a high density memory product due to the high current required and the large amount of testing time that is required for the popping.
The active regions of the chalcogenide memory cells within the pores are believed to change crystalline structure in response to applied voltage pulses of a wide range of magnitudes and pulse durations. These changes in crystalline structure alter the bulk resistance of the chalcogenide active region. The wide dynamic range of these devices, the linearity of their response, and lack of hysteresis provide these memory cells with multiple bit storage capabilities.
Factors such as pore dimensions (diameter, thickness, and volume), chalcogenide composition, signal pulse duration and signal pulse waveform shape have an effect on the magnitude of the dynamic range of resistances, the absolute endpoint resistances of the dynamic range, and the voltages required to set the memory cells at these resistances. For example, relatively thick chalcogenide films (e.g., about 4000 Angstroms) will result in higher programming voltage requirements (e.g., about 15-25 volts), while relatively thin chalcogenide layers (e.g., about 500 Angstroms) will result in lower programming voltage requirements (e.g., about 1-7 volts). The most important factor in reducing the required programming voltage is the pore cross sectional area.
The energy input required to adjust the crystalline state of the chalcogenide active region of the memory cell is directly proportional to the dimensions of the minimum lateral dimension of the pore (e.g., smaller pore sizes result in smaller energy input requirement). Conventional chalcogenide memory cell fabrication techniques provide a minimum lateral pore dimension, diameter or width of the pore, that is limited by the photolithographic size limit. This results in pore sizes having minimum lateral dimensions down to approximately 1 micron.
The present invention is directed to overcoming, or at least reducing the affects of, one or more of the problems set forth above. In particular, the present invention provides a method for fabricating ultra-small pores for chalcogenide memory cells with minimum lateral dimensions below the photolithographic limit thereby reducing the required energy input to the chalcogenide active region in operation. The present invention further eliminates the unpredictable prior art method of pore formation by electrical breakdown of a thin silicon nitride layer to form a small pore. As a result, the memory cells may be made smaller to provide denser memory arrays, and the overall power requirements for the memory cell are minimized.
SUMMARY OF THE INVENTION
The present invention provides a new method for fabricating an array of ultra-small pores for use in chalcogenide memory cells. A layer of a first material is applied onto a substrate. A portion of the layer of the first material is then removed to define an upper surface with vertical surfaces extending therefrom to a lower surface in the first layer of the first material. A fixed layer of a second material is then applied onto the vertical surfaces of the first layer of the first material. The fixed layer of the second material has a first thickness. A second layer of the first material is then applied onto the fixed layer of the
Gonzalez Fernando
Turi Raymond A.
Fletcher Yoder & Van Someren
Louie Wai-Sing
Micro)n Technology, Inc.
LandOfFree
Array of ultra-small pores for memory cells does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Array of ultra-small pores for memory cells, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Array of ultra-small pores for memory cells will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3071160