Array of solder pads on an integrated circuit

Details Array of solder pads on an integrated circuit Array of solder pads on an integrated circuit

1996-09-24

1998-03-24

Picardat, Kevin

Fishing, trapping, and vermin destroying

437187, 437189, 437195, H01L 2144

Patent

active

057312230

ABSTRACT:
Disclosed is a die structure which allows some or all routing to be performed in an integrated circuit packaging substrate (e.g., a package or circuit board). The packaging substrate acts as one or more interconnect levels. The die and packaging substrate arrangement takes the form of a flip chip design in which multiple solder bumps are formed on an active surface of the die. The active surface is largely or fully "populated" with such solder bumps to allow electrical connection to the packaging substrate at many different sites, depending upon the specific design employed. The solder bumps are electrically connected to various device elements or circuit components on the die itself. In this manner, many different integrated circuit designs may be implemented with the die (in the manner of a gate array) by employing different routing arrangements in the packaging substrate and allowing contact with subsets of the solder pad array.

REFERENCES:
patent: 4161662 (1979-07-01), Malcolm et al.
patent: 4602271 (1986-07-01), Dougherty et al.
patent: 4783695 (1988-11-01), Eichelberger et al.
patent: 4866508 (1989-09-01), Eichelberger et al.
patent: 4980034 (1990-12-01), Volfson et al.
patent: 4990996 (1991-02-01), Kumar et al.
patent: 5055973 (1991-10-01), Mohsen
patent: 5066831 (1991-11-01), Spielberger et al.
patent: 5081561 (1992-01-01), Smith
patent: 5165166 (1992-11-01), Carey
patent: 5196362 (1993-03-01), Suzuki
patent: 5220490 (1993-06-01), Weigler et al.
patent: 5264664 (1993-11-01), McAllister et al.
patent: 5273910 (1993-12-01), Tran et al.
patent: 5311059 (1994-05-01), Banerji et al.
patent: 5366911 (1994-11-01), Lur et al.
patent: 5413962 (1995-05-01), Lur et al.
patent: 5422515 (1995-06-01), Endo
patent: 5424589 (1995-06-01), Dobbelaere et al.
patent: 5426263 (1995-06-01), Potter et al.
patent: 5444015 (1995-08-01), Aitken et al.
patent: 5514613 (1996-05-01), Santaurga et al.
patent: 5580825 (1996-12-01), Labunov et al.
patent: 5607873 (1997-03-01), Chen et al.

Affiliated with

Also associated with

Rating

Array of solder pads on an integrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Array of solder pads on an integrated circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Array of solder pads on an integrated circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2288311