Array of processing elements with local registers

Details Array of processing elements with local registers Array of processing elements with local registers

2011-05-10

2011-05-10

Alrobaye, Idriss N (Department: 2183)

Electrical computers and digital processing systems: processing

Processing architecture

Array processor

C712S011000, C712S028000

Reexamination Certificate

active

07941634

ABSTRACT:
Specialized image processing circuitry is usually implemented in hardware in a massively parallel way as a single instruction multiple data (SIMD) architecture. The invention prevents long and complicated connection paths between a processing element and the memory subsystem, and improves maximum operating frequency. An optimized architecture for image processing has processing elements that are arranged in a two-dimensional structure, and each processing element has a local storage containing a plurality of reference pixels that are not neighbors in the reference image. Instead, the reference pixels belong to different blocks of the reference image, which may vary for different encoding schemes. Each processing element has a plurality of local first registers for holding the reference image data: one of the first registers holds reference input data of a first search block, and some of the remaining first registers holding reference input data of further search blocks that have specified positions relative to the first search block.

REFERENCES:
patent: 3544973 (1970-12-01), Borck, Jr et al.
patent: 4380046 (1983-04-01), Frosch et al.
patent: 4811413 (1989-03-01), Kimmel
patent: 5179714 (1993-01-01), Graybill
patent: 5400087 (1995-03-01), Uramoto et al.
patent: 5428804 (1995-06-01), Davies
patent: 5838827 (1998-11-01), Kobayashi et al.
patent: 6118901 (2000-09-01), Chen et al.
patent: 6356945 (2002-03-01), Shaw et al.
patent: 6643763 (2003-11-01), Starke et al.
patent: 7483420 (2009-01-01), Esposito
patent: 7539845 (2009-05-01), Wentzlaff et al.
patent: 2002/0113196 (2002-08-01), Hou
patent: 2002/0130944 (2002-09-01), Ema et al.
patent: 2002/0144082 (2002-10-01), Barry et al.
patent: 2003/0016748 (2003-01-01), Hwang et al.
patent: 2003/0118108 (2003-06-01), Shin et al.
patent: 2007/0136560 (2007-06-01), Kirsch
patent: WO94/09595 (1994-04-01), None
Search Report dated Apr. 16, 2007.
Hang et al., “Motion Estimation for Video Coding Standards”, Journal of VLSI Signal Processing Systems for Signa, Image, and Video Technology, Springer, NY, vol. 17 No. 2/3, Nov. 1997, pp. 113-136.
Chang, Y-C, et al., “Advances in Hardware Architectures for Image and Video Coding-A Survey”Proceedings of the IEEE, vol. 93, No. 1, Jan. 2005; pp. 184-197.
European Search Report for EP 07 12 0961 dated Mar. 14, 2008.

Affiliated with

Also associated with

Rating

Array of processing elements with local registers does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Array of processing elements with local registers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Array of processing elements with local registers will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2663978