Static information storage and retrieval – Addressing – Particular decoder or driver circuit
Patent
1991-10-09
1993-01-26
Fears, Terrell W.
Static information storage and retrieval
Addressing
Particular decoder or driver circuit
36523001, G11C 1300
Patent
active
051827271
ABSTRACT:
An 8-to-256 address signal decoder is composed of sixteen 4-to-16 output decoders. Each 4-to-16 decoder is subdivided into eight sub-functions having outputs ANDed together using sixteen OR gates. Each 4-input NAND gate of a conventional rectangular decoder is replaced by two input sub-function NANDs feeding an OR gate. The two sub-function NANDs are positioned outside a high density region, whereas the OR gates reside within a high density region below a memory cell array. The sixteen OR gates are distributed in a 4.times.4 array format. Each OR gate column is four basic cells wide, and there are four output lines for each column of OR gates to conform to dense memory cell layout criteria. The array structure requires only one vertical input line per column and one horizontal input line per row to reach each OR gate. Inverting drivers required to complete the 4-to-16 output decoders are arranged in a 4.times.4 array. The position of each inverter corresponds to the OR gate that drives it.
REFERENCES:
patent: 4423432 (1983-12-01), Stewart et al.
patent: 4429374 (1984-01-01), Tanimura
patent: 4514829 (1985-04-01), Chao
patent: 4564773 (1986-01-01), Tanizawa et al.
patent: 4618784 (1986-10-01), Chappell et al.
patent: 4642798 (1987-02-01), Rao
patent: 4777390 (1988-10-01), Hoshi
patent: 4818900 (1989-04-01), Klass et al.
patent: 4843261 (1989-06-01), Chappell et al.
patent: 4851716 (1989-07-01), Needles et al.
patent: 4996168 (1991-02-01), Ozaki et al.
A. Abd-Alla and A. Meltzer, Principles of Digital Computer Design, vol. 1 (1976), pp. 165-171.
McFalls, Jr. Charles S.
Mullins Michael A.
Sproule Patrick A.
Fears Terrell W.
Mitsubishi Semiconductor America Inc.
LandOfFree
Array layout structure for implementing large high-density addre does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Array layout structure for implementing large high-density addre, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Array layout structure for implementing large high-density addre will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1416864