Array having multiple channel structures with continuously doped

Details Array having multiple channel structures with continuously doped Array having multiple channel structures with continuously doped

1995-11-20

1997-12-30

Fahmy, Wael

Active solid-state devices (e.g., transistors, solid-state diode

Non-single crystal, or recrystallized, semiconductor...

Field effect device in non-single crystal, or...

359 54, 359 59, A01L 2904, G02F 11343

Patent

active

057033820

ABSTRACT:
Cell circuitry in an array on a substrate includes a TFT or other structure with a series of two or more channels and with an intrachannel region between each pair of adjacent channels in the series. Each intrachannel region has a continuously distribution of dopant particles and the distribution of dopant particles in the intrachannel regions together controls reverse gate bias leakage current without significantly reducing ON current. The average dopant density in intrachannel regions can be sufficiently low to ensure that reverse gate bias leakage current is approximately constant across a range of reverse gate bias voltages. For applications such as light valve arrays, sensor arrays, and memory arrays in which each cell includes a capacitive element for storing a level of charge in one of two or more voltage bands, the average dopant density of intrachannel regions can ensure that reverse gate bias leakage current is sufficiently low that a level of charge stored by the capacitive element remains within its voltage band during a storage period.

REFERENCES:
patent: 4623908 (1986-11-01), Oshima et al.
patent: 4907041 (1990-03-01), Huang
patent: 5159477 (1992-10-01), Shimada et al.
patent: 5250835 (1993-10-01), Izawa
patent: 5401982 (1995-03-01), King et al.
patent: 5412493 (1995-05-01), Kunii et al.
patent: 5430320 (1995-07-01), Lee
patent: 5488001 (1996-01-01), Brotherton
patent: 5557534 (1996-09-01), Wu
Wu,I-W., Lewis, A., and Chiang, A., "Effects of Solid Phase Crystallization and LDD Doping on Leakage Current Distributions in Poly-Si TFTs with Multiple Gate Structures," Japan Display '92, SID, 1992, pp. 455-458.
Hack, M., Wu, I-W., Lewis, A.G., and King, T.J., "Numerical Simulations of On and Off State Characteristics of Poly-Silicon Thin Film Transistors," Proceedings, 51st Annual Device Research Conference, Santa Barbara, Calif., Jun. 21-23, 1993.
Wu, I-W., "Polycrystalline Silicon Thin Film Transistors for Liquid Crystal Displays," Solid State Phenomena, Scitec Publications, Switzerland, 1994, pp. 553-564.
Wu, I-W., "Cell Design Considerations for High-Aperture-Ratio Direct-View and Projection Polysilicon TFT-LCDs," 95 SID Digest, May 1995, pp. 19-22.
Wu, I-W., Stuber, S., Tsai, C.C., Yao, W., Lewis, A., Fulks, R., Chiang, A., and Thompson, M., "Processing and Device Performance of Low-Temperature CMOS Poly-TFTs on 18.4-in.-Diagonal Substrates for AMLCD Application," SID 92 Digest, 1992, pp. 615-618.
Kaneko, E., "Novel Key Technologies Used to Fabricate Very-Large-Area TFT-LCD Panels," SID 95 Digest,pp. 150-153.
Wu, I-W., "Low Temperature Poly-Si Technology for AM-LCDs," AM-LCD 95: 1995 International Workshop on Active-Matrix Liquid-Crystal Displays, Osaka, Japan, Aug. 24-25, 1995, pp. 7-10.
Lewis, A., and Wu, I-W., "Polysilicon TFTs for Active Matrix Liquid Crystal Displays," IEICE Transactions, vol. J76-C-II, No. 5, May, 1993, p. 211-226.
Strum, J.C., Wu, I.-W., and Hack, M., "Leakage Current Modeling of Series-Connected Thin Film Transistors," IEEE Transactions and Electron Devices, vol. 42, No. 8, Aug. 1995, pp. 1561-1563.
Wu, I-Wei, "High-definition displays and technology trends in TFT-LCDs," Journal of the SID, Feb. 1, 1994, pp. 1-14.
U.S. Patent Application No. 08/277,719 entitled "Reduced Leakage Current Multiple Gate Thin Film Transistors", filed on Jul. 20, 1994.
U.S. Patent Application No. 08/560,724 entitled "Forming Array Having Multiple Channel Structures with Continuously Doped Interchannel Regions", filed on Nov. 20, 1995.
U.S. Patent Application No. 08/572,357 entitled "Array with Metal Scan Lines Controlling Semiconductor Gate Lines", filed on Dec. 15, 1995.
U.S. Patent Application No. 08/367,984 entitled "Circuitry with Gate Line Crossing Semiconductor Line at Two or More Channels", filed on Jan. 3, 195 .

Affiliated with

Also associated with

Rating

Array having multiple channel structures with continuously doped does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Array having multiple channel structures with continuously doped, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Array having multiple channel structures with continuously doped will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-205079