Array architecture with data-rings for 3-step hierarchical searc

Details Array architecture with data-rings for 3-step hierarchical searc Array architecture with data-rings for 3-step hierarchical searc

1997-10-31

2000-09-12

Lee, Thomas D.

Image analysis

Image compression or coding

Interframe coding

382234, 348407, 348699, G06K 936, H04N 712, H04N 514

Patent

active

061189014

ABSTRACT:
The invention discloses a 9-cell array architecture with data-rings for 3-step hierarchical search (3SHS) block-matching algorithm. With the efficient data-rings and memory organization, the regular raster-scanned data flow and comparator tree-like structure can be used to simply internal I/O controller and reduce latency. In addition, we can utilize techniques to reduce external memory accesses and interconnections. The results demonstrate that the array architecture with the data-rings is low in terms of latency, memory bandwidth and costs and a high performance solution for the 3 SHS.

REFERENCES:
patent: 5099325 (1992-03-01), Artieri et al.
patent: 5475446 (1995-12-01), Yamada et al.
patent: 5568203 (1996-10-01), Lee
patent: 5585862 (1996-12-01), Wuertele et al.
patent: 5636293 (1997-06-01), Lin et al.
patent: 5706059 (1998-01-01), Ran et al.

Affiliated with

Also associated with

Rating

Array architecture with data-rings for 3-step hierarchical searc does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Array architecture with data-rings for 3-step hierarchical searc, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Array architecture with data-rings for 3-step hierarchical searc will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-103443