Static information storage and retrieval – Floating gate – Particular connection
Reexamination Certificate
2006-02-28
2006-02-28
Elms, Richard (Department: 2824)
Static information storage and retrieval
Floating gate
Particular connection
C365S185260, C365S185240, C257S315000, C257S316000, C257S319000
Reexamination Certificate
active
07006378
ABSTRACT:
A nonvolatile memory device is achieved. The device comprises a string of MONOS cells connected drain to source. Each MONOS cell comprises a wordline gate overlying a channel region in a substrate. First and second control gates each overlying a channel region in the substrate. The wordline gate channel region is laterally between first and second control gate channel regions. An ONO layer is vertically between the control gates and the substrate. The nitride layer of the ONO layer forms a charge storage site for each control gate. First and second doped regions, forming a source and a drain, are in the substrate. The wordline gate channel region and the control gate channel regions are between the first doped region and the second doped region. First and second transistors connect the topmost MONOS cell to a first bit line and the bottom most MONOS cell to a second bit line.
REFERENCES:
patent: 6248633 (2001-06-01), Ogura et al.
patent: 6469935 (2002-10-01), Hayashi
patent: 6477088 (2002-11-01), Ogura et al.
patent: 6531732 (2003-03-01), Sugita et al.
patent: 6650567 (2003-11-01), Cho et al.
patent: 6721205 (2004-04-01), Kobayashi et al.
patent: 2003/0032243 (2003-02-01), Ogwra
Ogura Seiki
Ogura Tomoko
Saito Tomoya
Satoh Kimihiro
Ackerman Stephen B.
Elms Richard
Halo LSI, Inc.
Nguyen N.
Saile George O.
LandOfFree
Array architecture and operation methods for a nonvolatile... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Array architecture and operation methods for a nonvolatile..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Array architecture and operation methods for a nonvolatile... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3624563