Arrangements for automatic re-legging of transistors

Details Arrangements for automatic re-legging of transistors Arrangements for automatic re-legging of transistors

2006-07-18

2006-07-18

Rodriguez, Paul L. (Department: 2123)

Data processing: structural design, modeling, simulation, and em

Structural design

C716S030000

Reexamination Certificate

active

07079989

ABSTRACT:
Arrangements for automatic re-legging of transistors.

REFERENCES:
patent: 5764533 (1998-06-01), deDood
patent: 5920486 (1999-07-01), Beahm et al.
patent: 5984510 (1999-11-01), Guruswamy et al.
patent: 5987086 (1999-11-01), Raman et al.
patent: 6006024 (1999-12-01), Guruswamy et al.
patent: 6209123 (2001-03-01), Maziasz et al.
patent: 6393601 (2002-05-01), Tanaka et al.
patent: 6823500 (2004-11-01), Ganesh et al.
John Valainis, Sinan Kaptanoglu, Erwin Liu, Robert Suaya, “Two-Dimensional IC Layout Compaction Based on Topological Design Rule Checking” IEEE 1990, pp. 260-275.
Nikolaos G. Bourbakis, Mohammad Mortazavi, “An Efficient Building Block Layout Methodology For Compact Placement” IEEE 1995, pp. 118-123.
Lack A. Feldman, Israel A. Wagner, Shmuel Wimer, “An Efficient Algorithm for Some Multirow Layout Problems”, IEEE 1993, pp. 1178-1185.

Affiliated with

Also associated with

Rating

Arrangements for automatic re-legging of transistors does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Arrangements for automatic re-legging of transistors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Arrangements for automatic re-legging of transistors will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3568262