Active solid-state devices (e.g. – transistors – solid-state diode – Tunneling pn junction device – Reverse bias tunneling structure
Reexamination Certificate
2007-01-30
2007-01-30
Jackson, Jerome (Department: 2815)
Active solid-state devices (e.g., transistors, solid-state diode
Tunneling pn junction device
Reverse bias tunneling structure
C257S603000
Reexamination Certificate
active
10070521
ABSTRACT:
An arrangement having p-doped semiconductor layers and n-doped semiconductor layers which exhibits transitions between the p-doped semiconductor layers and n-doped semiconductor layers, the transitions displaying a Zener breakdown upon application of a voltage characteristic of a transition, a plurality of transitions between p-doped semiconductor layers and n-doped semiconductor layers being present, and the characteristic voltages additively make up the breakdown voltage of the entire arrangement. Also described is a method for manufacturing the arrangement.
REFERENCES:
patent: 3015762 (1962-01-01), Shockley
patent: 3263092 (1966-07-01), Knauss
patent: 3416046 (1968-12-01), Dickson, Jr. et al.
patent: 3953254 (1976-04-01), Valdman
patent: 4040171 (1977-08-01), Cline et al.
patent: 4200877 (1980-04-01), Ogawa et al.
patent: 4554568 (1985-11-01), Champon et al.
patent: 5973359 (1999-10-01), Kobayashi et al.
patent: 58 021 374 (1983-02-01), None
patent: 03 195 054 (1991-08-01), None
Goerlach Alfred
Spitz Richard
Jackson Jerome
Kenyon & Kenyon LLP
Robert & Bosch GmbH
LandOfFree
Arrangement with p-doped and n-doped semiconductor layers... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Arrangement with p-doped and n-doped semiconductor layers..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Arrangement with p-doped and n-doped semiconductor layers... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3805622