Boots – shoes – and leggings
Patent
1992-10-02
1995-07-25
Bowler, Alyssa H.
Boots, shoes, and leggings
395550, 395425, 395275, 3642302, 3642306, 364240, 364242, 3642423, 3642426, 364DIG1, G06F 1300
Patent
active
054370426
ABSTRACT:
An arrangement of direct memory access (DMA), interrupt and timer functions in a multiprocessor computer system to allow symmetrical processing. Several functions which are considered common to all of the CPUs and those which are conveniently accessed through an expansion bus remain in a central system peripheral chip coupled to the expansion bus. These central functions include the primary portions of the DMA controller and arbitration circuitry to control access of the expansion bus. A distributed peripheral, including a programmable interrupt controller, multiprocessor interrupt logic, nonmaskable interrupt logic, local DMA logic and timer functions, is provided locally for each CPU. A bus is provided between the central and distributed peripherals to allow the central peripheral to broadcast information to the CPUs, and to provide local information from the distributed chip to the central peripheral when the local CPU is programming or accessing functions in the central peripheral.
REFERENCES:
patent: H511 (1988-08-01), Stello
patent: 4086627 (1978-04-01), Bennett et al.
patent: 4261034 (1981-04-01), Saccomano et al.
patent: 4748586 (1988-05-01), Bonci
patent: 4750168 (1988-06-01), Trevitt
patent: 5282272 (1994-01-01), Guy et al.
patent: 5283904 (1994-02-01), Carson et al.
patent: 5287523 (1994-02-01), Allison et al.
Intel Peripherals Databook, 1990, pp. 1-207-1-290.
Kommunikationstechnik, Kombination aus PC und Mainframe, Elektronik, vol. 41, No. 8, Apr. 14, 1992, pp. 30-32.
F. Schmidt-Fohre, VXI Mainframes-Gut Versorgt, Elektronik, vol. 41., No. 8, Apr. 14, 1988, pp. 104-108.
B. Gunnerson, Can Superservers Scale up to Enterprise Status?, Data Communications, vol. 20, No. 9, Jul. 1991, pp. 67-78.
C. Keating, A Fearful Symmetry, BYTE, vol. 15, Nol. 5, May 1990, pp. 221-228.
Culley Paul R.
Landry John A.
Mayer Dale J.
McSwain Guy E.
Wanner Christopher C.
Bowler Alyssa H.
Compaq Computer Corporation
Shah Alpesh M.
LandOfFree
Arrangement of DMA, interrupt and timer functions to implement s does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Arrangement of DMA, interrupt and timer functions to implement s, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Arrangement of DMA, interrupt and timer functions to implement s will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-747161