Arrangement of configurable logic blocks

Details Arrangement of configurable logic blocks Arrangement of configurable logic blocks

2003-11-26

2008-12-16

Hirl, Joseph P. (Department: 2129)

Data processing: artificial intelligence

Knowledge processing system

Knowledge representation and reasoning technique

C706S057000, C706S058000

Reexamination Certificate

active

07467124

ABSTRACT:
A logic circuit includes at least one register and a corresponding comparator coupled to the register and an input data node. A multiplexer is coupled to the register. A control block is coupled to the multiplexer, the comparator, the input node and an input control node.

REFERENCES:
patent: 4827404 (1989-05-01), Barstow et al.
patent: 6181164 (2001-01-01), Miller
patent: 6317362 (2001-11-01), Nomura et al.
patent: 6388767 (2002-05-01), Udagawa et al.
patent: 2002/0019969 (2002-02-01), Hellestrand et al.
patent: 2002/0152060 (2002-10-01), Tseng
patent: 2002/0161969 (2002-10-01), Nataraj et al.
patent: 0 410 759 (1991-01-01), None
patent: 9294069 (1997-11-01), None
‘Logic and Computer Design Fundamentals’:M Morris Mano, Charles R Kime, Prentice Hall, 2001, pp. 29-31, 330-334, 351-352.
‘Logic and Computer Design Fundamentals’:Mano, Kime, 1997, Prentice Hall, 2001, 29-31, 330-334, 351, 352.

Affiliated with

Also associated with

Rating

Arrangement of configurable logic blocks does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Arrangement of configurable logic blocks, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Arrangement of configurable logic blocks will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4047376