Boots – shoes – and leggings
Patent
1992-10-09
1993-06-29
Trans, Vincent N.
Boots, shoes, and leggings
364489, 364488, G06F 1560
Patent
active
052240576
ABSTRACT:
An arrangement method for logic cells in a semiconductor IC device, in which a plurality of logic cells are arranged on a semiconductor chip and wiring is performed between the logic cells so as to realize a desired circuit, comprises the steps of developing the logic cell informations to be arranged on the chip and already-arranged cell and wiring informations into connection pins and inhibited areas for wiring, converting the inhibited areas for wiring into equivalent pins so as to treat the inhibited areas for wiring equivalently with respect to the connection pins, and imaginarily dividing the chip into lattices and subsequently uniforming a ratio of a sum of the numbers of the connection pins and the equivalent pins to a region capable of arrangement in each lattice, whereby a position of each logic cell is determined.
REFERENCES:
patent: 4554625 (1985-11-01), Otten
patent: 4577276 (1986-03-01), Dunlop et al.
patent: 4593363 (1986-06-01), Burstein et al.
patent: 4752887 (1988-06-01), Kuwahara
patent: 4775942 (1988-10-01), Ferreri et al.
patent: 4839821 (1989-06-01), Murakata
patent: 4855929 (1989-08-01), Nakajima
patent: 4964057 (1990-10-01), Yabe
Maurice Hanan et al., Placement Techniques, pp. 213-282, IBM Thomas J. Watson Research Center, Yorktown Heights, N.Y.
Maurice Hanan et al., Some Experimental Results on Placement Techniques, pp. 214-224, IBM Thomas J. Watson Research Center Yorktown Heights, N.Y.
Melvin A. Breuer, Min-Cut Placement, Design Automation and Fault-Tolerant Computing, pp. 343-362, vol. 1, No. 4, Oct. 1977.
Loretta I. Corrigan, A Placement Capability Based on Partitioning, Design Automation Conf., 1979, pp. 406-413, Culver City, Calif. 90230.
Klaus Klein et al., A Study on Bipolar VLSI Gate-Arrays Assuming Four Layers of Metal, 1982 IEEE, pp. 472-480.
Shiraishi et al., Efficient Placement and Routing Techniques for Master Slice LSI, pp. 458-464.
Igarashi Mutsunori
Kora Kaori
Kabushiki Kaisha Toshiba
Trans Vincent N.
LandOfFree
Arrangement method for logic cells in semiconductor IC device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Arrangement method for logic cells in semiconductor IC device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Arrangement method for logic cells in semiconductor IC device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1760876