Multiplex communications – Wide area network – Packet switching
Patent
1983-08-11
1985-09-17
Olms, Douglas W.
Multiplex communications
Wide area network
Packet switching
370 84, 370 91, 375114, H04J 306, H04J 300
Patent
active
045425035
ABSTRACT:
A time division multiplex signal of a high order with a frame code word occurring as a block is distributed between a plurality of channels in a demultiplexer by way of a chain circuit of conductor elements. Further on the transmission path contains memories and a channel distributor. The channel distributor is controlled by a second memory by way of a decoder, other memories and a coder in a single step. A logic linking arrangement and a frame counter permit resynchronization only when the frame code word has failed to appear four times. The synchronous multiplexer facilitates high-speed operation at bit rates of 140 Mbit/s and 565 Mbit/s and likewise permits construction in accordance with emitter-coupled logic technology.
REFERENCES:
patent: 4179587 (1979-12-01), Herschtal
patent: 4224473 (1980-09-01), Kaul et al.
patent: 4313198 (1982-01-01), Mazzocchi
patent: 4317198 (1982-02-01), Johnson
patent: 4432087 (1984-02-01), Hubbard
patent: 4460993 (1984-07-01), Hampton et al.
CCITT Yellow Book, vol. III, pp. 218-224.
Bekert F., et al, "Digitalsignal-Multiplexgerate DSMX2/8, DSMX8/34 und DSMX34/139", Telcom Report 2 (1979), pp. 59-64.
Fladerer Heinrich
Magerl Johann
Kuntz Curtis
Olms Douglas W.
Siemens Aktiengesellschaft
LandOfFree
Arrangement for the synchronous demultiplexing of a time divisio does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Arrangement for the synchronous demultiplexing of a time divisio, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Arrangement for the synchronous demultiplexing of a time divisio will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-373370