Arrangement for loop analysis testing for a digital switching sy

Details Arrangement for loop analysis testing for a digital switching sy Arrangement for loop analysis testing for a digital switching sy

1983-12-28

1985-11-12

Schreyer, Stafford D.

Multiplex communications

Wide area network

Packet switching

370 16, 371 22, H04B 346

Patent

active

045529973

ABSTRACT:
The present invention is an interconnection of a loop analysis test system (LATS) to a digital switching system. This arrangement includes the utilization of existing network units to establish a path connection from the computer of a LATS system to a measuring unit of the LATS system. This path through the digital switching system provides for the appropriate signaling requirements in order to simulate a telephone call to the digital switching system for connection to a subscriber. Another path is provided to connect the measuring unit to the subscriber line to be tested via a special access network. In addition, this arrangement includes a data base in the CPU switching system to provide for determining whether the connection of this path through the switching system is for a test access or for normal calling functions. The data base also records the interconnection of equipment such that the proper subscriber's line may be accessed when called by the LATS system.

REFERENCES:
patent: 4435803 (1984-03-01), Das et al.
patent: 4454388 (1984-06-01), Daniels et al.

Affiliated with

Also associated with

Rating

Arrangement for loop analysis testing for a digital switching sy does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Arrangement for loop analysis testing for a digital switching sy, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Arrangement for loop analysis testing for a digital switching sy will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1881253