Arrangement for dynamic range checking or matching for digital v

Details Arrangement for dynamic range checking or matching for digital v Arrangement for dynamic range checking or matching for digital v

1987-01-28

1987-09-08

Zache, Raulfe B.

Boots, shoes, and leggings

371 25, 371 16, G06F 1130

Patent

active

046928979

ABSTRACT:
This invention discloses a circuit for examining the value transmitted via a digital bus. A determination is made as to whether the value matches a predefined programmable value. An output indication is given for a match. In addition, this circuit may examine the transmitted value to determine whether it is within the bounds of a predefined range of values. This circuit utilizes a minimum of space and hardware components, due to its fabrication using RAM devices and a program logic array.

REFERENCES:
patent: 3350685 (1967-10-01), Lindaman
patent: 3579199 (1971-05-01), Anderson
patent: 4100532 (1978-07-01), Farnbach
patent: 4315313 (1982-02-01), Armstrong et al.
patent: 4475237 (1984-10-01), Glasby
patent: 4511961 (1985-04-01), Penton
patent: 4513419 (1985-04-01), Small
patent: 4542456 (1985-09-01), Hill
Basic Programs for Scientists and Engineers, by Alan R. Miller, pp. 13-27, (copyright 1981).

Affiliated with

Also associated with

Rating

Arrangement for dynamic range checking or matching for digital v does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Arrangement for dynamic range checking or matching for digital v, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Arrangement for dynamic range checking or matching for digital v will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2162949