Pulse or digital communications – Repeaters – Testing
Patent
1991-01-31
1993-10-19
Kuntz, Curtis
Pulse or digital communications
Repeaters
Testing
375 67, 371 378, 307471, 332104, H04L 2712, H03K 706
Patent
active
052552888
ABSTRACT:
In order to effectively reduce a memory size of each of two memories provided in an arrangement for converting a binary input data into the corresponding inphase and quadrature signals, a memory output controller and a sequential logic are provided. The memory output controller includes two polarity control circuits and two input data selectors. The two polarity control circuits are respectively coupled to the two memories, while the two input data selectors are preceded by and coupled to both of the two polarity control circuits. Each of the two polarity control circuits reverses the polarity of the output of the associated memory according to the output of the sequential logic. On the other hand, each of the two input data selectors is arranged to selectively acquire the outputs of the two polarity control circuits depending on the output of the sequential logic.
REFERENCES:
patent: 4686688 (1987-08-01), Chung et al.
patent: 4748641 (1988-05-01), Dapper
patent: 4868428 (1989-09-01), Cooper
European Search Report, dated Mar. 11, 1992.
Kuntz Curtis
NEC Corporation
Tse Young
LandOfFree
Arrangement for converting binary input signal into correspondin does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Arrangement for converting binary input signal into correspondin, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Arrangement for converting binary input signal into correspondin will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1358053