Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed
Reexamination Certificate
2005-08-30
2010-11-30
Do, Chat C (Department: 2193)
Electrical computers: arithmetic processing and calculating
Electrical digital calculating computer
Particular function performed
C708S670000, C708S700000, C708S705000, C712S210000
Reexamination Certificate
active
07844654
ABSTRACT:
An arithmetic unit of arbitrary-precision, including: a main processing unit, which splits up the first and the second arbitrary-precision values into N-bit (where N is a natural number) operands respectively in the-least-significant-bit-first order for computing with the arbitrary-precision data and consecutively outputting a series of pairs of the first and second N-bit operands; and an N-bit arithmetic unit, which performs computing with the N-bit operands, while requesting the main processing unit to feed the next N-bit operands each time the computation completes. The carry bit generated by the operation is fed to the next N-bit operation.
REFERENCES:
patent: 3290511 (1966-12-01), Sims, Jr.
patent: 3751650 (1973-08-01), Koehn
patent: 4219874 (1980-08-01), Gusev et al.
patent: 4258419 (1981-03-01), Blahut et al.
patent: 4680701 (1987-07-01), Cochran
patent: 5023826 (1991-06-01), Patel
patent: 5084834 (1992-01-01), Hartley et al.
patent: 5168571 (1992-12-01), Hoover et al.
patent: 5761521 (1998-06-01), Chilinski et al.
patent: 6044453 (2000-03-01), Paver
patent: 6055620 (2000-04-01), Paver et al.
patent: 6152613 (2000-11-01), Martin et al.
patent: 6230175 (2001-05-01), Okamoto et al.
patent: 6721905 (2004-04-01), Ohwada
patent: 2005/0216546 (2005-09-01), Karaki
patent: 3040931 (1982-04-01), None
patent: 51154 (1982-05-01), None
patent: A-2-171923 (1990-07-01), None
patent: A-6-35669 (1994-02-01), None
patent: A-6-332671 (1994-12-01), None
patent: A-11-154087 (1999-06-01), None
patent: A-2001-109613 (2001-04-01), None
patent: 1413624 (1988-07-01), None
Richard Hartley and Peter Corbett, “Digit-Serial Processing Techniqes”, Jun. 1990, pp. 707-719.
Hogg, Hughes and Lloyd, “A Novel Asynchronous ALU for Massively Parallel Architectures”, IEEE, Jan. 1996.
Mark B. Josephs and Priyadarsan Patra, “An asynchronous bit-serial adder and its delay-insensitive decomposition,” Technical report, Oxford University Computing Lab., Oxford, 1992.
Priyadarsan Patra and Donald S. Fussell, “Fully asynchronous, robust, high-throughput arithmetic structures,” International Conference on VLSI Design, IEEE Computer Society, Jan. 1995.
Povazanec, J.; Choy, C.S.; Chan, C.F., “Asynchronous logic in bit-serial arithmetic,” 1998 IEEE International Conference on Electronics, Circuits and Systems, vol. 3, pp. 175-178, 1998.
Ueno et al.; “Design and Evalutaion of Asynchronous Processor TITAC”; Apr. 1994; pp. 95-102.
Garside et al.; “Monthly Electronics Magazine”; 1998; pp. 69-71.
Imai et al., “An Asynchronous Register Transfer Level Design Model Using Delay Information,” 137-142 Technical Report of IEICE (Nov. 23, 2000) (with Partial English Translation).
Hartley et al., Digit-Serial Processing Techniques, Jun. 1990, pp. 707-719.
Behrooz Parhami, Computer Arithmetic Algorithms and Hardware Design, Sep. 1999, pp. 76-78.
M. Morris Mano, “Computer System Architecture 3rdEdition”, 1993, pp. 104-105.
Do Chat C
Oliff & Berridg,e PLC
Sandifer Matthew
Seiko Epson Corporation
LandOfFree
Arithmetic unit of arbitrary precision, operation method for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Arithmetic unit of arbitrary precision, operation method for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Arithmetic unit of arbitrary precision, operation method for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4246612