Arithmetic structures for programmable logic devices

Details Arithmetic structures for programmable logic devices Arithmetic structures for programmable logic devices

2007-02-27

2007-02-27

Mai, Tan V. (Department: 2193)

Electrical computers: arithmetic processing and calculating

Electrical digital calculating computer

Particular function performed

Reexamination Certificate

active

10693576

ABSTRACT:
According to some embodiments, arithmetic structures in logic elements result from combining inverters and pass gates (or other multiplexing hardware) with LUT hardware. According to other embodiments, arithmetic structures in logic elements result from combining dedicated adder hardware (e.g., including XOR units) and fracturable LUT hardware. According to other embodiments, arithmetic structures in logic elements result from providing complementary input connections between multiplexers and LUT hardware. In this way, the present invention enables the incorporation of arithmetic structures with LUT structures in a number of ways.

REFERENCES:
patent: 5260610 (1993-11-01), Pedersen et al.
patent: 5260611 (1993-11-01), Cliff et al.
patent: 5274581 (1993-12-01), Cliff et al.
patent: 5295090 (1994-03-01), Hsieh et al.
patent: 5349250 (1994-09-01), New
patent: 5359242 (1994-10-01), Veenstra
patent: 5359468 (1994-10-01), Rhodes et al.
patent: 5365125 (1994-11-01), Goetting et al.
patent: 5436575 (1995-07-01), Pedersen et al.
patent: 5481206 (1996-01-01), New et al.
patent: 5481486 (1996-01-01), Cliff et al.
patent: 5483478 (1996-01-01), Chiang
patent: 5485103 (1996-01-01), Pedersen et al.
patent: 5488316 (1996-01-01), Freeman et al.
patent: 5500608 (1996-03-01), Goetting et al.
patent: 5523963 (1996-06-01), Hsieh et al.
patent: 5546018 (1996-08-01), New et al.
patent: 5629886 (1997-05-01), New
patent: 5631576 (1997-05-01), Lee et al.
patent: 5672985 (1997-09-01), Lee
patent: 5675262 (1997-10-01), Duong et al.
patent: 5724276 (1998-03-01), Rose et al.
patent: 5761099 (1998-06-01), Pedersen
patent: 5818255 (1998-10-01), New et al.
patent: RE35977 (1998-12-01), Cliff et al.
patent: 5889411 (1999-03-01), Chaudhary
patent: 5898319 (1999-04-01), New
patent: 5898602 (1999-04-01), Rothman et al.
patent: 5909126 (1999-06-01), Cliff et al.
patent: 5920202 (1999-07-01), Young et al.
patent: 5926036 (1999-07-01), Cliff et al.
patent: 5999016 (1999-12-01), McClintock et al.
patent: 6021423 (2000-02-01), Nag et al.
patent: 6051992 (2000-04-01), Young et al.
patent: 6107827 (2000-08-01), Young et al.
patent: 6118300 (2000-09-01), Wittig et al.
patent: 6154052 (2000-11-01), New
patent: 6154053 (2000-11-01), New
patent: 6154055 (2000-11-01), Cliff et al.
patent: 6157209 (2000-12-01), McGettigan
patent: 6191610 (2001-02-01), Wittig et al.
patent: 6191611 (2001-02-01), Altaf
patent: 6288568 (2001-09-01), Bauer et al.
patent: 6288570 (2001-09-01), New
patent: 6297665 (2001-10-01), Bauer et al.
patent: 6323682 (2001-11-01), Bauer et al.
patent: 6400180 (2002-06-01), Wittig et al.
patent: 6476634 (2002-11-01), Bilski
patent: 6501296 (2002-12-01), Wittig et al.
patent: 6943580 (2005-09-01), Lewis et al.
patent: 6989687 (2006-01-01), Or-Bach
patent: 7062520 (2006-06-01), Rupp
patent: 2003/0055852 (2003-03-01), Wojko
patent: 2004/0251930 (2004-12-01), Ngai et al.
patent: 2005/0127944 (2005-06-01), Lewis et al.
E. Ahmed et al., “The Effect of LUT and Cluster Size on Deep-Submicron FPGA Performance and Density”, FPGA '2000 Monterey Ca, pp. 3-12.
D. Cherepacha et al., “DP-FPGA: An FPGA Architecture Optimized for Datapaths”, VLSI Design 1996, vol. 4, No. 4, pp. 329-343.
S. Kaptanoglu et al., “A new high density and very low cost reprogrammable FPGA architecture”, FPGA '99 Monterey Ca, pp. 3-12.
J. Rose et al., “Architecture of Field-Programmable Gate Arrays: The Effect of Logic Block Functionality on Area Efficiency”, J. of Solid-State circuits, vol. 25, No. 5, Oct. 1990, pp. 1217-1225.
J. L. Kouloheris et al., “FPGA Area versus Cell Granularity-Lookup Tables and PLA Cells”, FPGA '92, pp. 9-14.
“FLEX 8000 Programmable Logic Device Family”, Altera Corp. Jun. 1999, ver. 10.01, pp. 349-364.
“FLEX 10K Embedded Programmable Logic Device Family”, Altera Corp. Mar. 2001, ver. 4.1, pp. 1-28.
“FLEX 6000 Programmable Logic Device Family”, Altera Corp., Mar. 2001, ver. 4.1, pp. 1-17.
“Mercury Programmable Logic Device Family”, Altera Corp., Mar. 2002, ver. 2.0, pp. 1-34.
“APEX 20K Programmable Logic Device Family”, Altera Corp., Feb. 2002, ver. 4.3, pp. 1-29.
“Virtex™ —II Platform FPGAs: Detailed Description”, XILINX, Advance Product Specification, v2.1.1, Dec. 6, 2002, pp. 1-40.
“Stratix FPGA Family Data Sheet”, Altera Corp., Preliminary Information, Dec. 2002, ver. 3.0, pp. 1, 11-19.
“ORCA® Series 2 Field-Programmable Gate Arrays”, Data Sheet, Lattice Semiconductor Corp., Jan. 2003, title sheet, pp. 2-26.

Affiliated with

Also associated with

Rating

Arithmetic structures for programmable logic devices does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Arithmetic structures for programmable logic devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Arithmetic structures for programmable logic devices will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3864304