Arithmetic processor and divider using redundant signed digit

Boots – shoes – and leggings

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

364768, 341 93, G06F 749

Patent

active

048666556

ABSTRACT:
An arithmetic processor is disclosed for performing arithmetic operations utilizing an arithmetic operand represented by a signed digit expression having a plurality of digits which may have a positive, zero or negative value. The processor comprises: first circuitry coupled to receive a signal related to the most significant digit of a signed digit expression number Y having nonnegative (or nonpositive) digits other than the most significant digit, and for providing in response to a control signal, a signal representing the logical negation or inversion of the sign of the most significant digit; second circuitry coupled to receive at least one signal related to digits other than the most significant digit of the number Y, and for providing in response to a control signal, at least one signal representing the logical negation or inversion of those digits; and third circuitry coupled to receive a signal related to the least significant digit of the number Y, and for providing in response to a control signal, a signal representing the least significant digit plus 1 (or minus 1). The first and second circuitry invert the signs of the digits of the number Y, and the third circuitry adds (or subtracts) 1 from the least significant digit. The processor also includes circuitry coupled to receive the signals provided by the first, second and third circuitry and a signal representing a number X, and providing a signal representing the sum or difference of the numbers X and Y depending on the control signal.

REFERENCES:
patent: 3803393 (1974-04-01), Wang
patent: 4623872 (1986-11-01), Rainer
Arizienis, "Binary-Compatible Signed-Digit Arithmetic", Proceedings--Fall Joint Computer Conference, 1964, pp. 663-672.
Tung, "Division Algorithm for Signed-Digit Arithmetic", IEEE Trans. on Computers, Sep. 1968, pp. 887-889.
Atkins, "Design of the Arithmetic Units of Illiac III: Use of Redundancy & Higher Radix Methods", IEEE Trans. on Computers, vol. C-19, No. 8, Aug. 1970, pp. 720-733.
A VLSI-Oriented High-Speed Divider Using Redundant Binary Representation, Takagi et al., IECE Japan, vol. 167 D, #4, pp. 450-457, 4/84.
A VSLI-Oriented High-Speed Multiplier Using Redundant Binary Adder Tree, Takagi et al., IECE Japan, vol. J66.d, pp. 683-690, 6/84.
A New Class of Digital Division Methods, James Robertson, IRE Transactions on Electronic Computers, pp. 218-222, 9/58.
Signed-Digit Number Representations for Fast Parallel Arithmetic, Avizienis, IRE Transactions on Electronic Computers, pp. 389-400, 9/61.
A Class of Binary Divisions Yielding Minimally Represented Quotients, Metze, IRE Transactions on Electronic Computers, pp. 761-764, 12/62.
Multiple Operand Addition and Multiplication, Shanker Singh et al., IEEE Transactions on Computers, vol. C-22, No. 2, pp. 113-120, 2/73.
Concise Papers, Lyon, IEEE Transactions on Communications, pp. 418-425, 4/76.
Real-Time Processing Gains Ground with Fast Digital Multiplier, Waser, et al., Electronics, pp. 93-99, 9/77.
High Speed Multiplier Using A Redundant Binary Adder Tree, Harata et al., IEEE International Conference on Computer Design, pp. 165-170, 1984.
High Speed VLSI Multiplication Algorithm with a Redundant Binary Addition Tree, Takagi et al., IEEE Transactions on Computers, vol. C-34, No. 9, pp. 1789-1795, 9/85.
Design of High Speed MOS Multiplier and Divider Using Redundant Binary Representation, Kuninobu et al., Proceedings 8th Symposium on Computer Arithmetic, pp. 80-86, 5/87.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Arithmetic processor and divider using redundant signed digit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Arithmetic processor and divider using redundant signed digit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Arithmetic processor and divider using redundant signed digit will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-922347

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.